# Counterfeit Integrated Circuits: Threats, Detection, and Avoidance

Domenic Forte Assistant Professor ECE, University of Florida



Rajat Subhra Chakraborty Associate Professor CSE, IIT Kharagpur



### **Tutorial Outline**

**SECTION I:** Impacts of Electronic Counterfeiting and Hardware IP Piracy (20 minutes)

**SECTION II:** Adversarial Models and Counterfeit Taxonomies (15 minutes)

------ BREAK (10 minutes) ------

**SECTION III:** Counterfeit Detection Approaches (20 minutes)

**SECTION IV:** Advanced / Automated Physical Inspection (20 minutes)

-----BREAK (10 minutes) ------

### **Tutorial Outline**

**SECTION V:** Counterfeit Avoidance Approaches (25 minutes)

**SECTION VI:** Advanced Counterfeit Avoidance of COTS memories (SRAM, Flash) and FPGAs (25 minutes)

------ BREAK (10 minutes) ------

**SECTION VII:** IP Encryption and Cryptographic Flaws Uncovered in IEEE P1735 Standard; FORTIS for End-to-End Protection of IP *(30 minutes)* 

**SECTION VIII:** Open Problems and Future Research Directions (20 minutes)

**SECTION IX**: Conclusion (5 minutes)

# Section I: Impacts of Electronic Counterfeiting and Hardware IP Piracy

## **Electronic Counterfeiting**

- Counterfeiting of electronics is a longstanding but evolving threat
- 2007 through April 2012: one counterfeit part reported every 15 second (source: Rory King, HIS, 2011)
- \$169B estimated risk per year for global supply chain (source: IHS, 2011)
- Expensive and time-consuming to detect and replace (rule of ten)

Where Used						$\longrightarrow$		
Top Part Type Reported in Counterfeit Incidents	Industrial Market	Automotive Market	Consumer Market	Wireless Market	Wired Market	Compute Market	Other	
Analog IC	14%	17%	21%	29%	6%	14%	0%	
Microprocessor IC	4%	1%	4%	2%	3%	85%	0%	
Memory IC	3%	2%	13%	26%	2%	53%	1%	
Programmable Logic IC	30%	3%	14%	18%	25%	11%	0%	
Transistor	22%	12%	25%	8%	10%	22%	0%	

The top five represent \$169 billion of semiconductor revenue in 2011, according to IHS iSuppli Application Market Forecast Tool (AMFT)

#### Source: IEEE Spectrum



## What is a Counterfeit?

- 1) An unauthorized copy;
- Does not conform to original chip manufacturer (OCM) design, model, and/or performance standards;
- 3) Not produced by the OCM or is produced by unauthorized contractors;



- 4) An off-specification, defective, or used OCM product sold as "new" or working; or
- 5) Possesses incorrect or false markings and/or documentation



from wafer sort



Backside, look at the black shiny paint like substance in the lower right side, the mold pin cavity is almost gone, look at the bent leads, looks like it may have been painted over to hide sanding marks and then fraudulently remarked



#### D. Forte, R.S. Chakraborty Counterfeit Integrated Circuits: Threats, Detection, and Avoidance

and matches the package marking

U.S. Department Of Commerce, 2010

#### All Rights Reserved

## Impacts of Electronic Counterfeiting

- Public Safety and National Security: Create risks for the critical systems and infrastructures that incorporate them
- 2) Unfair Competition: Irrecoverable economic losses for intellectual property (IP) holder in sales, reputation, and replacement costs
- 3) Criminal Financing: Source of revenue for various groups, such as terrorist groups and organized crime
- 4) Economy: Enforcement costs, lost tax revenue, and reduced incentive to develop new products and ideas, thereby impacting job creation, employment, etc.

Source: Google Images







## What Chips are Counterfeited?



## **Counterfeit Cisco Routers (2010)**



- Thirty people were convicted of illegally distributing counterfeit Cisco equipment and intent to sell them to the U.S. Department of Defense
- The devices were to be installed in Iraq in Marine Corps networks used for security systems and for transmitting troop movements and relaying intelligence to command centers

## Xilinx vs. Flextronics (2013)



### Flextronics Additional Profit / Xilinx Loss in Profit: \$(Y-X)40k

D. Forte, R.S. Chakraborty Counterfeit Integrated Circuits: Threats, Detection, and Avoidance https://epsnews.com

### Counterfeit Hondata s300 (2014)

Can you spot the fake?



Photos: The Voorhes

- Hondata s300 reads data from sensors in Honda cars and automatically adjusts the air-fuel mixture, idle speed, and other factors
- PCBs were reverse engineered and built in China
- Counterfeit issues included random limits on engine rpm and, occasionally, failure to start
- Researchers have demonstrated that such devices (containing Bluetooth) connected to ECU could hijack a car's brakes and steering

### And the Worst...

### Parallel NEC Brand (2006)



Source: nytimes.com

- Counterfeiters set up 50 factories in China, Hong Kong, and Taiwan
- 50 products were copied in addition to developing their own

#### D. Forte, R.S. Chakraborty Counterfeit Integrated Circuits: Threats, Detection, and Avoidance

### Fake Apple Store (2011)



Source: businessinsider.com

- 30 fake Apple stores found in Shenzhen
- Even employees were fooled
- "Apple Store" written on signs

# Section II: Adversarial Models and Counterfeit Taxonomies

## Modern IC Supply Chain

#### Horizontal –Two or more companies involved



#### Source: semi.org



### Globalization became essential to reducing design and fab costs



### Semiconductor Intellectual Property (IP)

Semiconductor IP refers to a reusable unit of logic, cell, or chip layout design that is either licensed to another party or owned and used solely by a single party

timescale los / los

// fpga4student.com

include "Parameter.v"

module test Risc 16 bit

// Inputs

Risc 16 bit uut clk(clk

reg clk:

tnitial

A projects, VHDL projects, Verilog

for RISC Processo Verilog testbench code to test the

SV/Venlog Testbench

- 1) Soft IP takes the form of an HDL/RTL; most flexible; can be easily ported
- 2) Hard IP are commonly in GDSII form and have predictable performance; more common in AMS applications
- 3) Firm IP come as fully placed netlists; compromise between soft and hard IP



Control Linky

// FPGA projects, VHDL projects, Verilog projects
// Verilog code for RISC Processor

AluControl.v

SVIVerilog Design





'timescale ins / ins

// fpga4student.com

include "data.v"

include "register.

include "AluControl.v include "alu.v"

### **Different methods for IP Theft**

- Complete reverse-engineering by deprocessing, which results in a full transistor netlist or even higher-level description - \*legal if for educational purposes\*
- 2) Obtaining a copy of the final GDSII file sent to the foundry
- Obtaining an illegal copy of the Verilog source code used to create the chip
- 4) Copying/using a piece of IP that is improperly licensed (e.g., overusing an IP, even if legally purchased)

### \* Any of these could include making superficial changes to the IP/IC design before reselling/reusing it





### **IC Reverse Engineering**

#### **Automated Plasma FIB Backside Conventional** (Principe et al., ISTFA 2017) **Frontside De-package IC Clean & Prep Backside 5** (planarize) **Axis Milling TESCAN FERA Remove Next FIB-SEM** Layer varioMill Image Layer **Image Layer Remove Next** with SEM with SEM Layer Extract IC MicroNet 010 Solutions Inc. Netlist **Texplained** Chipjuice HARDWARE SECURITY INSIGHT Pix2Net

D. Forte, R.S. Chakraborty Counterfeit Integrated Circuits: Threats, Detection, and Avoidance

### Focused Ion Beam (FIB)



**Pre-FIB** surface

Focused Ion Beam (FIB)

and editing of ICs

**Microprobing / editing Attack** 

ullet

ullet

•

attack

FIB milling to expose adjacent interconnects

#### **FIB** deposition to short adjacent interconnects

Source: **FICS** Research

Hole milled to expose

### Diameter of the hole targeted wire for probing Covering wires A powerful tool commonly used in the development, manufacturing, Depth of the hole Probing at signal wires to extract Front-side attack and back-side Target wire

#### D. Forte, R.S. Chakraborty Counterfeit Integrated Circuits: Threats, Detection, and Avoidance

security sensitive information

#### All Rights Reserved

#### 18

#### D. Forte, R.S. Chakraborty Counterfeit Integrated Circuits: Threats, Detection, and Avoidance

Laser Stimulated

Electrical Signal

**Optical Backside Attacks/Analysis** 

### Methods

- 1) Photon Emission
- 2) Laser Stimulation/ Fault Injection
- 3) Optical Contactless Probing

### **Successful Attacks Against**

- Seifert et al, AES on smartcard (250nm), Bitstream encryption on Xilinx Kintex 7 (28nm), and Arbiter PUFs (180nm, 60nm)
- Skorobogatov et al, Data stored on SRAM, EEPROM, and Flash (900nm, 130nm)



CCD

Laser

Source: Tajik et al.

All Rights Reserved

## **Counterfeit Chip Types**



- Recycled and remarked types contribute to majority of counterfeit incidents
- Untrusted foundry/assembly can introduce overproduced and out-of-spec/defective parts
- Cloning can be done by a wide variety of adversaries (from small entities to large corporations)
- Tampered can include additional die and/or hardware Trojans within die

### **Electronic Component/System Vulnerabilities**



Kessler and Sharpe, 2010: Recycled type reportedly make up 80-90% of counterfeits

Source: Tehranipoor et al., Springer, 2015

### Mech./Env. Defect Taxonomies



D. Forte, R.S. Chakraborty Counterfeit Integrated Circuits: Threats, Detection, and Avoidance

M21: Package

Damage

### **Proc./Elec. Defect Taxonomies**



# Section III: Counterfeit Detection Approaches

### **IP Services and Technology Analysis**

- Reverse engineering for Tech Library to
  - Provide non-infringement evidence
  - Uncover patents to purchase
  - Find licensing opportunities
  - Build better patents



### Apple iPhone Teardowns (Source: Chipworks)



D. Forte, R.S. Chakraborty Counterfeit Integrated Circuits: Threats, Detection, and Avoidance

APL1022 – TSMC 16nm FinFET Sa



APL0898– Samsung 16nm FinFET

Tech

chipworks



#### All Rights Reserved

### **Counterfeit Detection Taxonomy**



### Remarked and Recycled are well-covered by this taxonomy Out-of-Spec/Defective, Cloned, and Tampered are partially covered

### **IC Recycling Process**



Source: Tehranipoor et al,, Springer, 2015

Consumer trends suggest that more gadgets are used in much shorter time – more e-waste

## **Recycled and Remarked ICs**

- Recycling and remarking of ICs have become major security and reliability problems
- IC Recycling: \$15~\$20 billion every year



**IHS: All counterfeit incidents since 2004** 



Source: IHS, 2011

Counterfeit type incidents in 2005-2008 reported by US Dept of Commerce Bureau of Industry and Security Office

### Tampered IC/EMV card Example



• **2010:** Murdoch et al. describe a manin-the-middle attack against EMV cards

 2011: 40 sophisticated card forgeries resulting in ~ €600,000 net loss found



Source: Ferradi

et al., Journal of

Cryptographic

Engineering,

2016







All Rights Reserved

### **Physical Inspection**



- Analyze the **physical properties** of a component
  - Incoming inspection: LPVI, X-ray imaging (XRM)
  - Exterior/Interior tests: X-ray CT, SAM, SEM, THz
  - Material analysis: XRF, FTIR







Source: pcmag.com

## Low-Power Visual Inspection (LPVI)



- First test usually performed on all the components
- Using a low-power microscope (less than 10X)



Peeled off lead plating



Residual material indicates reworking



**Ghost markings** 



#### Heat sink mark indicating prior usage

D. Forte, R.S. Chakraborty Counterfeit Integrated Circuits: Threats, Detection, and Avoidance

## X-Ray 'Nondestructive' Imaging



**Traditional Bond Pull Test** 



Source: xyztec.com

D. Forte, R.S. Chakraborty Counterfeit Integrated Circuits: Threats, Detection, and Avoidance

- **Radiography** generates 2D image showing internal features of sample
- **Computational Tomography (CT)** generates a 3D representations from multiple 2D projections





Different die (orientation, size) and lead frame (source: Shahbaz et al., ISTFA 2014)

Broken bond wires only visible in 3D (right, source: Shahbaz et al., **ISTFA 2014)** 



### Impact of Radiation



Change in erase time in Intel Flash (400nm)



Change in erase time in Macron Flash (150nm)

### Significant degradation observed in Flash manufactured in older technology nodes

D. Forte, R.S. Chakraborty Counterfeit Integrated Circuits: Threats, Detection, and Avoidance



Delay degradation in Spartan-3 at 10k dose



Delay degradation in Spartan-6 at 10k dose

### Frequency of FPGAs (90nm and 45nm) exhibits negligible change

Source: Alam et al., TDMR 2017

All Rights Reserved

## Scanning Electron Microscopy (SEM)



- Generates an image with a superfine resolution by using a focused electron beam moved across the sample surface
- Large depth of field makes it possible to keep surface features at radically different heights in focus simultaneously
  - 3D SEM imaging is also possible
- Ability to image at nanometer resolution allows for die inspection after decapsulation



Tilted (left and middle) and reconstructed 3D (right) images (Source: Shahbaz et al., ISTFA 2014)

D. Forte, R.S. Chakraborty Counterfeit Integrated Circuits: Threats, Detection, and Avoidance

All Rights Reserved

## Energy Disruptive Spectroscopy (EDS)



Source: FICS Research

- Nondestructive method for material analysis
- High-energy X-rays cause outer electrons to reach unstable higher outer orbits and get collected by a detector
- Each element produces a unique peak in the spectrum



### **Terahertz Time Domain Spectroscopy**



Optical, X-ray, and THz (TM) images from two Intel Flash with same lot marking, but clear differences in die orientation/lead frame

D. Forte, R.S. Chakraborty Counterfeit Integrated Circuits: Threats, Detection, and Avoidance Source: Ahi et al, Opt

Lasers Eng., 2018

40 44.8578

Die

30

20

Time [a.t.]
# **Limitations of Physical Inspection**



1. Diversity/Scope



3. Evolution and trends



Complete reliance on subject

matter experts (SMEs)

X-ray



2. Large test time and cost



5. Destructive

Source: eenewsanalog.com

D. Forte, R.S. Chakraborty Counterfeit Integrated Circuits: Threats, Detection, and Avoidance

4.

### **Electrical Defects and Tests**

#### Advantages:

- Less expensive and time consuming than physical inspection
- Complementary to physical inspection (e.g., detect out-of-spec/defective and some clones)
- Can capture chip functionality



Invoys Ocelot-ZPF ATE (Source: FICS Research)

#### **Test Equipment**

- Standard testbench equipment
- Automatic Test Equipment (ATE)
- Commercial systems



Barricade System (Source: Battelle)

### **Curve Trace Tests**

#### **Test Types**

- Basic (not powered)
- Powered

#### Pros

- Non-destructive
- No need for golden component
- Detect defects related to recycling
  - Package (e.g., damage to hermetic seal)
  - Missing, damaged, and broken bond wires
  - Missing, wrong, and cracked die



#### Source: Integra Technologies

### **Key Parameter Testing**

- Similar to tests used for detecting defects after packaging by assembly
  - DC tests: contact test, power consumption test, etc.
  - AC tests: impedance, timing, etc. performed with AC voltages at different frequencies
  - Memory tests: voltage bumping, leakage, march, etc.
- Detects parametric defects
  - Threshold voltage variation, time-dependent dielectric breakdown (TDDB), resistive open/short, out-of-spec static or dynamic current leakage, thermal profile, delay profile
- **Pro:** Most effective way of verifying the functionality of a component
- **Cons:** Requires expensive test setup and development of complex test programs (if unavailable)

# **Burn-in Testing**

 Component is operated at a stressed condition (high voltage and/or temperature) to accentuate infant mortality and other unexpected failures



	Minimum time (h)				
Minimum temperature $T_A(^{\circ}C)$	Class level S <sup>1</sup>	Class level B <sup>2</sup>	Class level S hybrids (Class K)	Test condition <sup>3</sup>	Minimum reburn-in time (h)
100	_	352	700	Hybrids only	24
105	_	300	600	,,	24
110	_	260	520	,,	24
115	_	220	440	,,	24
120	_	190	380	,,	24
125	240	160	320	А–Е	24
130	208	138	—	,,	21
135	180	120	—	"	18
140	160	105	—	,,	16
145	140	92	—	,,	14
150	120	80	—	,,	12
175	—	48	_	F	12
200	—	28	_	,,	12
225	—	16	_	,,	12
250	_	12	_	,,	12

<sup>1</sup> High reliability military applications (Class level B).

<sup>2</sup> Space applications (Class level S).

<sup>3</sup> Test Conditions defined in Section 3.1 MIL-STD-883 [14]

Source: Department of Defense, Test Method Standard: Microcircuits

- Pro: Detect latent defects
- Con: Partially destructive, i.e., months to years of device life are consumed

# **Aging Based Analysis**

#### **Path Delay Fingerprinting**

 Due to degradation in the field, the path delay distribution of recycled ICs will become different compared to new ICs



#### Early Failure Rate (EFR) Data Analysis

- Statistical approach (SVM) to detect recycled ICs
- Training a one-class classifier using only brand new devices



Projection of devices at  $t = t_0$ ;  $t_4$ , shown by blue and yellow squares, respectively.

# Section IV: Advanced / Automated Physical Inspection

## **Counterfeit-IC.org**



**Current Content:** 

433 optical images from 113 sample chips of 23 different products (Intel, AMD, TI, Avago, Tundra, and more)

#### **Planned Additions:**

Over 1000 images from Intel and Tundra chips

A resource sponsored by the National Science Foundation (NSF) to

- VIEW and EXPORT images and statistical information related to counterfeit defects
- UPLOAD images of defects found by physical inspection of counterfeit ICs
- DEVELOP automated counterfeit IC detection techniques
- LEARN more about the defects found in counterfeit ICs and counterfeit IC detection

**Goal:** Make it easier to detect defects in IC chips, allowing for quicker identification of counterfeits

Focused on marking displacements, texture differences and color variations thus far

#### **Overview of Steps**

- 1. Marking Selection: Identify markings of interest from reference chip image
- 2. Imaging: Capture high resolution images from chips under inspection
- 3. Registration: Align and rotate all chip images to match reference chip image
- 4. Displacement: Compute normalized cross-correlation to find markings in chip under inspection, calculate displacement, and annotate image
- 5. Texture Difference: Segment surface and classify rough vs. smooth surfaces via local binary patterns (LBP)
- 6. Color Variations: Compute color histogram and compare with reference to identify discolorations

### Imaging Setup - Leica DVM6



- High resolution digital microscope with 16:1 zoom ratio
- Fully apochromatic corrected optics and a 10M pixel camera with fast live imaging mode
- Motorized stage has 3 degrees of freedom in x, y, and z direction which enables automatic stitching and 3D surface imaging
- 'Mark and Find' software defines multiple stage locations and revisits them automatically

## Registration

#### **Pre-processing Step**

- To correctly orient all the images, a "reference" image of an ideal chip was used
- For example, the reference image and an actual data image are shown on the next slide





Image to be Registered

#### Reference Image

#### D. Forte, R.S. Chakraborty Counterfeit Integrated Circuits: Threats, Detection, and Avoidance

## **Initial Registration Approach**

- To ensure the accuracy of defect identification, it is important to have all the images in the same orientation and XY positioning
- Registering all the images allows mark, texture and color comparisons to be more accurate, as there ideally wouldn't be external factors like relative position affecting any of the comparisons

#### **MATLAB's Built-in Registration Function**

- Rotated but didn't perform translation well
- Applying Gaussian filter to blur out marking features and reduce miscalculations
- Binarized images, but too much important information was lost

Finally started looking at Hough transforms to identify lines/edges in the image

### **Custom Registration Algorithm**

- Depending on the region of chip in question, 1/10<sup>th</sup> of the image where the edges might be located are analyzed
- 2. Canny edge detection is used to identify all the possible edges in the subimages
- 3. Hough transforms are used to identify the major/important edges in the image (based on threshold values)









**Binarized Image** 

**Edge Detection** 

### **Custom Registration Algorithm**

- 4. The orientation of the edges can be calculated, and the entire image is rotated to make the edges parallel to the XY axes
- 5. A displacement transformation matrix is added to align the current image's edges with the reference image's edges
- 6. Fill in black spaces with information from the reference image (usually just edge pixels)



Rotated Image

Shifted Image

Final Registered Image

## Marking Displacement

- By registering the images, the comparisons necessary to measure the displacement of identification markings became a lot easier to perform
- The algorithm works by first allowing the user to identify the markings of interest on the reference images



Image Marked by User

## **Normalized Cross Correlation Function**

- Using a normalized cross correlation function, the subimages created by the user are compared to each data image to generate a 3D surface
- The 3D surface returned the correlation values for every possible positioning of the subimage over the data image
- The highest correlation value corresponds to the location of that corresponding marking on chip in question





- The peak's location is found, and compared to the corresponding location on the reference images
- The difference is calculated and converted to millimeters using a pixel-tomillimeter ratio determined when the pictures were obtained

### **Marking Displacement Outputs**

- All the results are stored in a text file for the user to peruse later
- Additionally, new images are returned with the marking displacements clearly identified

£	restrice3 -	- 2140	-0.042560 mm: yu: 0.076133 mm
2	restricted -	- 2180	-0.242590 mm: yu: 0.076133 mm
8	Heature5 -	- 2150	-0.273975 mm: g t: 0.076133 mm
4.	teatures -	- 10150	U. 1280 (c. min), y 12, 40, 126600, min
1	Fred are 1.1	n a ba	0.100006 mm. y1. 0.136077 mm
	TUSC15_011	18. C	
2	Post and	a Da	0.228328 may yit 11.025328 mm
ς	Peydlare 2	a Dri	D 241187 may y0: 0 219121
	Text in 2.	a Dra	D 228348 mm y0: 0.122683 mm
5	Testare4	a De	0.228328 mm y0: 0.133522 mm
8	TUNEDA DI	515	
7	Feature1	a.D.:	1.205406 mm; y0: 0.458797 mm
à.	Teature2	aD:	1.190747 mm: V0: 0.469495 mm.
ŝ	Testure7	- <b>a</b> Do	-1.201560 mm: v0: 0.355238 mm
ŝ.	Jestice4		-1.201560 mm: v.r. 0.207975 mm
i.	Lestare5	- 21/2	-1.200010 mm; v.r. 0.400041 mm
5.	LANTING		0 190312 set of 0 177643 er
ξ.	Lestine 1		0.001521 and 3.1.0.164954 ees
	THERE AND A	(a	
1	LANT ING		-0.000022 and 10.0 -0.000022 and
1	Last trait		where the second s
ι.	Real and L		where the second s
÷.,	Read and		- D. MINIST and A.T. B. TANAR and
2	TRACTOR AND		consistent and Ale strangers and
1	B		D. D. D. D. Martin and S. M.
	The second second		D Protocol and your of the second and b 1991002 and 1991 at 199202 and
5	Test and		Description (1997) A second residue (1997)
£	reaction of	100	U.S. SOLA MEA V.S. O. SOLAR PER
£	Peditaben.	100	erecente mus yu: eresever en
÷.,	rearines	100	erectore max yes erected and
ŝ.,	reatables	100	erensere met vot -oronzess en
2	Feature?		0.000065 mm: y0: -0.025070 mm
2	TURING 11		
9	Testron -	- 210	0.164954 mm: yu: -0.000066 mm
9	14923061	- 210	0.164954 mm: yu: 0.000022 mm
9	TeaLite3	- 2140	0.153266 mi: yi: 0.033322 mi
	reathers.	- 2150	0.138633 mic 20: 0.030355 mi
÷.,	TURCKA_D (		
4	teature -	- ats:	-0.0000000 mm: y to -0.0000000 mm
1	Fred are 2	n a Da	-0.104500 mm, y00.030066 mm
1	Perdans3	• D	[10.1628444] mag. py1. 10.0250303 ma
۰.	Per la refe	a Pro	D.162444 may yft - 0.083444 me
2	Test Lorente	≡ Tr	D 065444 may yrb - 0.055444 ms
8	Teachards	- <b>1</b>	0-166994 mmy y0: 0-000000 mm
1	Tealure?	. <b>.</b> Dec	0.135577 mmz y0: 0.012835 mm
0	TUSIDA DI	5. C	
L	Peature1	a De	0.250842 mmr y0: 0.000088 mm
2	Feature2	- <b>s</b> Dc	0.241007 mm: y0: 0.003444 mm
з.	Jesturel -	- 200	0.241007 mm: y0: 0.076133 mm
6	restrict4 -	- 3140	0.241007 mm: yu: 0.050755 mm
5			

Displacement Text File



**Annotated Displacements** 

#### **Package Texture based Detection**



"Texture" is the spatial distribution pattern of pixel intensities A non-counterfeit IC package is expected to have identical texture over its surface, while for a counterfeit sample, there is possibility of texture being different, either on the same surface, or the surfaces of different samples from the same lot.

### **Local Binary Patterns**

A technique called LBP, or Local Binary Patterns, was used to analyze and classify the texture of regions



## Laws' Texture Energy Features

This "texture-energy" approach measures the amount of variation within a fixed-size window (a typical window size is 15x15). In this method, four vectors are used to form nine convolution masks. Each of the vectors are chosen to detect particular features.

- L5 (Level)  $= [1 4 6 4 1]^{T}$
- E5 (Edge) =  $[-1 -2 0 2 1]^T$
- S5 (Spot) =  $[-1 \quad 0 \quad 2 \quad 0 \quad -1]^{\mathsf{T}}$
- R5 (Ripple) =  $[1 -4 6 -4 1]^{T}$

Symmetric pairs are combined to produce following nine convolution mask by taking the outer product of the vectors:

(L5E5 <sup>T</sup> +E5L5 <sup>T</sup> )	(L5S5 <sup>⊤</sup> +S5L5 <sup>⊤</sup> )	(L5R5 <sup>⊤</sup> +R5L5 <sup>⊤</sup> )
(E5S5 <sup>T</sup> +S5E5 <sup>T</sup> )	(E5E5 <sup>⊤</sup> )	(E5R5 <sup>T</sup> +R5E5 <sup>T</sup> )
(S5R5 <sup>T</sup> +R5S5 <sup>T</sup> ) D. Forte, R.S. Chakraborty	(S5S5 <sup>T</sup> )	(R5R5 <sup>T</sup> )
		56

Counterfeit Integrated Circuits: Threats, Detection, and Avoidance

### **Package Indent Analysis**

Analysis of IC Package indent is done by locating, measuring and comparing the indents present on IC surface.

The main algorithm used for such analysis is Active Contour Method.



**Initial Mask** 

D. Forte, R.S. Chakraborty Counterfeit Integrated Circuits: Threats, Detection, and Avoidance



100 ITERATION

1000 ITERATION

## **Two-step Methodology**



A two-step methodology combining texture comparison and and indent comparison helps to improve the detection accuracy, than only texture based detection

[Ghosh and Chakraborty, *IEEE TII,* 2018].

Unsupervised clustering technique (e.g. DBSCAN) can be used to further validate the results.

Sometimes, unsupervised techniques might be the only option.

## IC Pin Image Analysis based Detection

- Detection of defective pins of ICs is done by identifying two types of defects commonly found in counterfeit ICs:
  - Bent Pin
  - Corroded Pin



(a) Bent Pin Depth Map Images (b) Straight Pin



Side View Images (c) Corroded Pin (d) Uncorroded Pin

#### **Examples of Depth Map Images**



B: Depth Map Image of A

A: 2D image of part of an IC



C: Topographic Map of B D. Forte, R.S. Chakraborty Counterfeit Integrated Circuits: Threats, Detection, and Avoidance

All Rights Reserved

D: 3D Image of A

### Supervised Techniques for Bent/Corroded Pin Detection

#### Support Vector Machine (SVM), K-Nearest Neighbour (KNN), Convolutional Neural Network (CNN)

- Dataset 1: This consists of 163 side-view images of individual IC pins, used for identification of ICs based on corroded pins. From this dataset:
  - For the SVM classier, five-fold cross-validation was implemented by dividing the dataset into 80% portion for training and 20% for validation associated with it.
  - For the KNN classier, four-fold cross-validation was implemented by dividing the data was divided into 75% portion for training and 25% for validation.
  - For the CNN classier, a subset of 131 images (74 images of corroded pins, and 57 images of undamaged pins) were used for training the classifiers, while a different subset of 32 images (18 images of corroded pins and 14 images of undamaged pins) was used for validation.

Dataset 2: This consists of 144 depth map images of individual IC pins. For SVM and KNN classier design, dataset division as done for Dataset-1 was repeated, while for CNN, the training set consists of 114 images (57 depth map images of bent pins, and 57 depth map images of straight pins), and the validation set consists of 30 images (15 depth map images of bent pins and 15 depth map images of straight pins).

Dataset 3: This consists of a subset of 90 depth map pins out of 144 depth map images of Dataset 2. This is used for only unsupervised bent pin detection.

#### D. Forte, R.S. Chakraborty

Counterfeit Integrated Circuits: Threats, Detection, and Avoidance

### **CNN Architecture Used**



- Architecture derived by trial-and-error from similar architectures previously found to be successful for image classification
- Raw image pixel values were used as the input
- No need for careful feature engineering (as required in the previous two approaches)

## **CNN Detection Results**

Bent Pin Detection



Corroded Pin Detection



### **Future Work**

- Further improvements can be made to the discolorations detector
  - Improve adaptability by accounting for variances caused by different lighting
  - Implement a "color concentration" detector i.e. only identify locations with a larger concentration of the color in question rather than issues caused by a general spread
- Currently implementing an intelligent scratch detector
  - Training it to detect scratches regardless of orientation or clarity
  - Important to distinguish from markings
- Importantly, unsupervised techniques need to be developed

# Section V: Counterfeit Avoidance Approaches

#### **Counterfeit Avoidance**



# Combating Die/IC Recycling (CDIR)

- Composed of Reference RO and Stressed RO
- "Self-referencing" detection

#### **Modes of Operation**

- Test: Ref. RO and Stressed RO both off
- Function: Ref. RO off, Stressed RO is on
- Measurement: RO and Stressed RO both on





#### Source: Zhang et al, TVLSI 2013.

D. Forte, R.S. Chakraborty Counterfeit Integrated Circuits: Threats, Detection, and Avoidance

#### Who are the Cloners?

- Amateurs, small companies, and state-funded organizations
- Cloners in some countries argue that they don't trust U.S. manufacturers, so they clone U.S. chips to make sure their chips are free of hardware Trojans

#### Examples of Chinese Military's Copycat Culture (Source: USNI News)

Aircraft





Chinese Shenyang J-15 Flying Shark based on the Russian Sukhoi Su-33

D. Forte, R.S. Chakraborty Counterfeit Integrated Circuits: Threats, Detection, and Avoidance



Ground



AM General HMMWV Humvee Light Truck (U.S.) and Chinese Dongfeng EQ2050 Brave Soldier

Infantry





U.S. M-4A1 and Chinese CQ 5.56mm Assault Carbine

# **EMV Card Cloning**

#### Shimmer: portmanteau of

- Shim: a paper-thin, cardsized device with an embedded microchip and flash storage that copies and saves info from EMV card and
- Skimmer: a bulky device that lets a thief swipe a magnetic stripe credit card and record its info





Shimmers found in Canadian and Mexican point of sale devices and ATMs (Sources: RCMP, EAST, and Krebsonsecurity.com)

## Methods of Chip Identification (ID)

- Traceability involves a unique chip ID to track each component as it moves throughout the supply chain
- Detection of Remarked, Overproduced, and Cloned provided the IDs are registered to a database
- Requirements [1]
  - Unique, 2) Unclonable, 3) Manufacturable,
    Reliable, 5) Cost Effective, 6) Easy-tocheck

[1] Tehranipoor et al. Springer, 2015.[2] DARPA, 2014

[3] Miller et al, SAE 2012.[4] Kuemin et al, 2012.

#### Within Chip

- Die ID, ECID
- PUF ID

#### In Package

• SHIELD [2]

#### **On Package**

- DNA marking [3]
- Nanorods [4]
- QR Codes

## **DARPA SHIELD**



D. Forte, R.S. Chakraborty

Counterfeit Integrated Circuits: Threats, Detection, and Avoidance

# Physical(ly) Unclonable Functions

- Uncontrollable randomness present in physical structures of chip from manufacturing (~hardware biometric or fingerprint)
- A PUF is a circuit that extracts an internal, chip-specific secret based on the above randomness

#### **Merits and Applications**

- Better security and lower cost
- IC Identification/ Authentication, Safe Cryptographic Key Storage, and Tamper Detection



Randomness in transistor length, width, gate oxide thickness, doping concentration density, etc.


# Hardware Metering (HM)

- The design house inserts locking mechanisms into the design
- The foundry receives the blueprint of the chip in the form of OASIS or GDSII files to fabricate the ICs
- After manufacturing, the foundry scans a PUF generated unique ID from each IC and sends it back to the design house
- The design house then sends an unlock key to the foundry to unlock the IC
- In theory, this allows design house to monitor number of activated chips (prevents overproduction and cloning)

### Major Flaws:

- Ignores the test flow and Assembly
- Foundry controls testing and can lie about yield to unlock additional chips





Source: Koushanfar, Springer 2012

# **Active IC Metering**

Source: Koushanfar, Springer 2012



- BFSM composed of K (original) + K' (added) flip-flops
- Assuming  $2^{K+K'} \gg 2^{K}$ , the probability that the PUF response will initialize the design to an added state is very high
- Since the design house has the complete BFSM, it is 'easy' for them to compute a pass key to properly initialize the FSM

### HARPOON

### **Obfuscated mode:**

Incorrect functionality

### Normal mode: Correct functionality

- Start in "obfuscated mode" of FSM
- Key (enabling sequence) creates transition to "normal mode" of FSM



Source: Chakraborty et al., TCAD 2009

D. Forte, R.S. Chakraborty Counterfeit Integrated Circuits: Threats, Detection, and Avoidance

# Secure Split Test (SST, CSST)



# Design House must be included in test process

- 1. Functional unlocking key only known by the designer
- 2. Foundry/Assembly cannot distinguish between good and defective chips

### **Design Additions**

- Designer adds hooks into the design that ensure non-functional operation if the correct key is not included in the chip
- 2. Designer includes TRNG for random perturbation in scan chain to ensure unique test responses per chip
- 3. Public/Private key crypto used to transfer data between Designer & Foundry/Assembly

D. Forte, R.S. Chakraborty Counterfeit Integrated Circuits: Threats, Detection, and Avoidance



Foundry & Assembly

Source: Contreras et al, DFT, 2013

### **CSST Flow**



## **Functional Locking Steps**



#### Notes:

- XORs are inserted on non-critical paths
- FKEY does not reveal TRN value

D. Forte, R.S. Chakraborty Counterfeit Integrated Circuits: Threats, Detection, and Avoidance Source: Rahman et al., DFT 2014

### **Scan Locking Steps**



D. Forte, R.S. Chakraborty Counterfeit Integrated Circuits: Threats, Detection, and Avoidance Source: Rahman et al., DFT 2014

# **SST/CSST in Action**

### Design house only provides FKEYs for

- 1) Chips that pass tests at foundry AND assembly
- 2) Limited number of such chips
- #1 allows a consumer to easily identify out-of-spec/defective chips since they are still locked (produce incorrect output)
- #2 prevents overproduction and cloning in a manner similar to #1
- Further, design house can pinpoint the source of such attempts at counterfeiting

**Note:** SST may be vulnerable to invasive attacks, such as extraction of TRN or FKEY as well as design alteration.

# Section VI: Advanced Counterfeit Avoidance for FPGAs and Memories

### **Motivation**

- Memories and FPGAs responsible for > 30% of counterfeits in the market
- Markets and applications (e.g., IoT) are growing for both cases
  - USB Flash and SSD drives
  - FPGAs have low non-recurring engineering (NRE) costs, low turnaround time, more capabilities, etc.
- Test setups for avoidance should be relatively easier than ASICs



#### Counterfeit report by device type (source: IHS 2016)



#### D. Forte, R.S. Chakraborty Counterfeit Integrated Circuits: Threats, Detection, and Avoidance

# Impact of Aging on FPGAs

- Degradation in the threshold voltage of the MOS
- Degradation in the performance of interconnects
- Increased propagation delay of LUTs





Look-up Table (LUT) Structure

Source: Alam et al., ITC 2016

D. Forte, R.S. Chakraborty Counterfeit Integrated Circuits: Threats, Detection, and Avoidance

### **Recycled FPGA Detection**

No need for a built-in aging sensor! – program one in at any time, anywhere on FPGA fabric



Source: Alam et al., ITC 2016

### **Exploited Characteristics**

- 1) Rate of aging degradation (supervised, i.e., golden data known)
- 2) Variation in usage across FPGA (supervised and unsupervised)

### Initial Approach (One LUT Path per RO)



Source: Dogan et al., DFT 2014

**Observation:** Amount of degradation decreases with use

**Disadvantage:** Requires an accelerated aging step -> time consuming and partially destructive (performance degradation)

### LUT 'Types' Based on Usage

3 bit Adder:  $F = I0 \oplus I1 \oplus I2$ 

(1) Partially Used LUT

Carry out of 4 bit Adder: C = ((I0 \* I2) + (I0 \* I3) + (I1 \* I3) + (I2 \* I3) + (I0 \*I1))



### (2) Fully Used LUT

Source: Alam et al., ITC 2016

# LUT 'Types' based on Usage Cont.

### (3) Unused LUT

- All the available logic resources are rarely used
- Aging degradation of these spared LUTs are less than the used LUTs





**Configurable LUT RO Implementation** 

#### D. Forte, R.S. Chakraborty Counterfeit Integrated Circuits: Threats, Detection, and Avoidance



Source: Alam et al., ITC 2016 All Rights Reserved

# **Unsupervised Classification**

**1) K-means Clustering** partitions samples into k clusters by minimizing the average squared distance of cluster members to cluster means



D. Forte, R.S. Chakraborty Counterfeit Integrated Circuits: Threats, Detection, and Avoidance 2) Silhouette Value (SV) tells how

well a frequency fits within its own

cluster and differs with the

# Silhouette Value (SV) Example



Considering a threshold of 2 or 3 can distinguish between new and recycled FPGAs with high accuracy and without golden samples

Source: Alam et al., ITC 2016

# **Memory-based Counterfeit Detection**

- 1) Detect counterfeit memories without additional sensors
  - Anti-cloning (via memory-based PUFs)
  - Anti-recycling (via aging measurement)
- 2) Extends to systemon-chip (SoCs) with embedded SRAM (cache) and/or Flash



### **SRAM Start-up Behavior**

Holcomb et al., IEEE RFID 2007 Guajardo et al., CHES 2007



**6T CMOS SRAM Cell** 

**Static Noise Margin** 

- Cells favoring 0 or 1 at startup  $\rightarrow$  ideal for PUF
- Cells that are random at startup  $\rightarrow$  ideal for TRNG

D. Forte, R.S. Chakraborty Counterfeit Integrated Circuits: Threats, Detection, and Avoidance

## **Neighborhood-based Bit Selection**



Stable Memory Cells (determined by enrollment) Xiao et al., HOST 2014 Rahman et al, HaSS 2017



Out of four PUF candidates, one cell is chosen in this case

- Neighbor based Scoring Metric: Objective score of each cell is determined by taking a weighted sum of the stable bits surrounding it (estimated by enrollment)
- Threshold: For example, threshold is 3 (will scan the table for  $\geq$  3)
- Improvements (about three orders of magnitude) in bit error rate over time and extreme environmental conditions

### **SRAM-based Anti-Counterfeit**

- Existing approaches for ASIC exploit aging and use method of self-referencing
- Extension to memory
  - **Basic Idea:** Initial stable '0's, stable '1's change over time due to memory aging/usage
  - Initialization step: Aging sensitivity-based (ASB) bit selection





## **SRAM-based Anti-Counterfeit**

#### Source: Guo et al., HOST 2016



ASBs: Ageing-Sensitive SRAM Bits ID: ASB locations.

Important parameters Gap: Designer-defined parameter. Threshold: a value used to determined recycled IC (stored in some non-volatile memory)

**Counterfeit test Score**: a value generated by SRAM under test.

# **Classification Performance**

Area 2: Good performance with respect to accuracy

SRAM #	EER	FAR
1	0.01	0.00
2	0.00	0.00
3	0.03	0.00
4	0.00	0.00

Further improvements in Guo et al., TVLSI 2018



D. Forte, R.S. Chakraborty Counterfeit Integrated Circuits: Threats, Detection, and Avoidance

# Flash Memory-based Anti-Counterfeit

### Why?

### **Critical Apps**

(e.g. fighter jet, missile system)



1,500 flash memory chips bought by Raytheon were counterfeit

### Non-critical applications

(e.g. Flash drive, SSD)



Reported by **Ebay**, **Kingston**, and **Toshiba** are particularly popular targets for **counterfeiting** 

### **3-fold detection goals**

Recycled flash determination	<ul> <li>Yes-or-no decision</li> </ul>
Rough usage estimation	<ul> <li>Generate rough usage assessment</li> </ul>
Accurate usage estimation	<ul> <li>Refine the assessment</li> </ul>

### Device signature (ID)

ID generation	<ul> <li>Generate reliable/ unique device ID</li> </ul>
---------------	---

### Advantages of exploiting Flash:

- Non-volatility
- High density

# Flash Memory Background

- Basic unit: Floating Gate (FG) Transistors
- **Operations:** Program (Write), Erase, Read



Wang et al., IEEE S&P 2012

# Partial Programming vs. Aging



### **Classification Results**



#### D. Forte, R.S. Chakraborty Counterfeit Integrated Circuits: Threats, Detection, and Avoidance

# PUF (ID) Generation in Flash



D. Forte, R.S. Chakraborty Counterfeit Integrated Circuits: Threats, Detection, and Avoidance

# Section VII.A: IP Encryption and IEEE P1735 Standard

# ASIC Design Costs (2008)

- **Source:** <u>http://chipdesignmag.com/display.php?articleId=1997</u>
  - 180-nm averages \$4 million in design costs
  - 130-nm averages \$10 million in design costs.
  - 90-nm averages \$25 million in design costs.
  - 45-nm design costs could be \$50 million.
  - 32-nm design costs could be \$75 million.
- Average chip designs are approaching the top prices of collectible, famous pieces of art (and that's just the design, not even the revenue!)

Take inspiration companies that sell digital versions of valuable art i.e., add watermarks?



### Semiconductor IP Watermarking



### **Main Features / Requirements**

- 1) Functional Correctness
- 2) Minimal Overhead
- 3) Proof of Authorship
- 4) Persistence, i.e.,
  - Difficult to remove and/or modify
- 5) Invisibility



Watermarks are "passive", i.e., do not prevent theft, overuse, reverse engineering, tampering, etc.

### Need "active" methods such as hardware metering, obfuscation, and IP encryption

### **Purpose of P1735 Standard**

# **Control IP Pricing, i.e.,** lower "risk premium" and increase "trust discount"

Provide a <u>uniform</u> and <u>interoperable</u> standard to enable a design flow that

- Aids IP authors in providing IP that can be processed by CAD/EDA tools without sharing protected information with IP users → *Provide confidentiality* ×
- 2) Supports an integrated licensing scheme, enabling the IP authors to specify compile-time licenses
   → Provide access control ×

3) Helps IP authors to control user rights including, but not limited to, IP visibility, allowed tool versions, and output file encryption  $\rightarrow$  *Maintain integrity of the above* 

# High Level View of IEEE P1735

#### Source: Chhotaray et al, CCS, 2017



### **Assumption:** EDA tool vendor is trusted

D. Forte, R.S. Chakraborty Counterfeit Integrated Circuits: Threats, Detection, and Avoidance

# **IP Encryption Example**

#### Source: Chhotaray et al, CCS, 2017



### **Digital Envelope**

**Rights digest:** A Hash-based Message Authentication Code (HMAC) generated to verify integrity of rights  Key Block → Session key
 Data Block → Encrypted RTL code

# **IEEE P1735 Critique**

Source: Chhotaray et al, CCS, 2017

 $\rightarrow$  Syntax oracle attack

insertion and other

modifications to IP

→ Hardware Trojan

(SOA)

- 1) Dictates that data block be encrypted with AES-CBC mode and padding scheme / error handling is undefined
  - → Padding oracle attack (POA) is a well known weakness
- 2) Digest (HMAC) only covers the rights block
  - → Data block can be tampered w/o detection or authenticity check
- 3) Consequences of syntax error visibility hand wavy
  - $\rightarrow$  Critical information leakage
- 4) License verification protocol poorly defined
   → 'license deny" message can be changed to a 'license grant' message
- 5) Recommends PKCS#1 V1.5 padding scheme for RSA
  - → Has been exploited as a side-channel to recover underlying plaintext (session key in P1735)

Not discussed here today

# Cipher Block Chaining (CBC) Mode


# **PKCS#7** Padding

- Block ciphers require all blocks to be a specific length
  - Since plaintext messages come in a variety of lengths, padding is added to a plaintext block to increase its length to the required length
  - At least one padding byte is always appended

	1	2	3	4	5	6	7	8
w/out padding	'A'	'E'	"]"	'O'	'U'	'R'	'S'	
w/ padding	'A'	'E'	<b>'</b> ]'	'O'	'U'	'R'	'S'	0x01
w/out padding	'A'	'B'	'C'					
w/ padding	'A'	'B'	'C'	0x05	0x05	0x05	0x05	0x05

- Final decrypted block should end with a single 0x01 byte (0x01), or two 0x02 bytes (0x02, 0x02), or three 0x03 bytes (0x03, 0x03, 0x03) and so on ...
- If not, most cryptographic providers will throw an invalid padding error

 Adversary starts by guessing bytes in last block of ciphertext in reverse order. Last byte in prior block (x) is replaced by guess byte g XOR'd with x and padding byte (0x01).



- 1) Adversary starts by guessing bytes in last block of ciphertext in reverse order. Last byte in prior block (x) is replaced by guess byte g XOR'd with x and padding byte (0x01).
- 2) Attacker repeats the process until an error is not thrown (i.e., original plaintext byte = g)

Note: Since there are only 256 possible values of a byte, the maximum number of guesses needed is 256



Counterfeit Integrated Circuits: Threats, Detection, and Avoidance

- 1) Adversary starts by guessing bytes in last block of ciphertext in reverse order. Last byte in prior block (x) is replaced by guess byte g XOR'd with x and padding byte (0x01).
- 2) Attacker repeats the process until an error is not thrown (i.e., original plaintext byte = g)
- 3) Attacker moves onto 15th byte and uses padding byte (0x02), and so on



D. Forte, R.S. Chakraborty Counterfeit Integrated Circuits: Threats, Detection, and Avoidance

- 1) Adversary starts by guessing bytes in last block of ciphertext in reverse order. Last byte in prior block (x) is replaced by guess byte g XOR'd with x and padding byte (0x01).
- 2) Attacker repeats the process until an error is not thrown (i.e., original plaintext byte = g)
- 3) Attacker moves onto 15th byte and uses padding byte (0x02), and so on
- 4) When the block is finished, attacker removes it and repeats the process



# Syntax Oracle Attack (SOA)

### **Differences from POA**

- A character that causes a unique syntax error (`) is introduced instead of padding byte
- When the unique error is observed from the tool, the plaintext byte can be recovered
- Does not have to proceed backwards and is highly parallelizable (all blocks simultaneously in extreme case!
- However, there are cases where the syntax error (`) is masked so some plaintext cannot be recovered directly from the attack

### Synplify<sup>®</sup> Premier with Design Planner

Errors									
Project Files	Design Hierarchy		Project Status	Implem	entat	ion D	irecto		
proj_1 : rev_33	3 - Lattice XP : LFX					Duck			
🕀 🗐 [proj 6]	- /home/UFAD/adib	Proj							
	- /home/UFAD/adib	Project Name							
⊞ 🗐 [attack]	- /home/UFAD/adib	Top Module							
	3j - /nome/UFAD/ad od	Retiming							
🗍 🖞 F	lipflop2.vp [work]	Fanout Guide							
rev_3	} 5] /bama/UEAD/ad	Disable Sequential Optimizations							
E Verilog									
rev_4	1								
😑 🗐 [proj_1]	- /home/UFAD/adib	1991/Desktop/encryptio	Job Name	Status	1		•		
rev 3	33		Compile Input						
•			(compiler)	Error	4	1	2		
			Detailed report						



@E: CS231... |Unknown macro

@E: CS234... |expecting
identifier immediately
following back-quote

## **SOA Illustrated**



Garbage output

Note: Errors masked if garbage output produces certain charact ers (e.g., EOF)

D. Forte, R.S. Chakraborty Counterfeit Integrated Circuits: Threats, Detection, and Avoidance

## **Attack Optimizations**

## **Applicable to POA and SOA**

- 1) Reduce sample space of guess byte (RSSGB)
  - Reduces maximum number of attempts per guess from 256 to 128 (# of ASCII characters)
- 2) Reducing AES decryptions (RAD)
  - Reduces complexity from  $O(N^2)$  to O(N)

**Recover rate: ~1300 blocks/hour** 

## **Applicable to SOA only**

3) All-blocks-at-once attack (ABAO)

• Reduces maximum number of AES operations to  $128 \times N$ 



### All-blocks-at-once attack (ABAO)



## **Recommended Fixes**

## **Simple Fixes for POA**

- Change the padding scheme to one that has no invalid padding
- Change to AES-CTR (i.e., counter) mode, which does not require padding of the plaintext

## **Complex Fixes Required for SOA**

- Apply an authenticated encryption (AE) scheme → simultaneously provides confidentiality, integrity, and authenticity assurances on the data
  - Encrypt-then-MAC, Encrypt-and-MAC, MAC-then-Encrypt
- Same fix should also prevent hardware Trojan insertion

# Section VII.B FORTIS for End-to-End Protection of New IC Designs and IP

## What is Forward Trust?

### IP Trust must exist in 'backward' direction of supply chain

- Can SoC designer trust that 3PIP does not contain a hardware Trojan or malicious backdoor?
- Can consumer/ design house trust that IC/IP does not contain a hardware Trojan or malicious backdoor?

'Forward' trust must also exist from (1) IP overuse;(2) IP piracy; and/or(3) IC overproduction

- IP owners to SoC designers
- IP owners to foundry
- SoC designers to foundry
- SoC designers to assembly



Source: Guin et al, TODAES, 2016

## **FORTIS Overview**

Source: Guin et al, TODAES, 2016



## Main components

- 1) Logic Locking
- Netlist Encryption (following P1735 standard)
- 3) IP Digest (or AEAD)

- Steps 2+3 protects confidentiality and integrity of IP
- Step 1 provides metering ability to prevent IC overproduction and IP overuse (also requires on-chip key exchange hardware)

# Logic Obfuscation/Locking

### Roy et al., DATE 2008

### Source: Guin et al, TODAES 2016



## **Placement of key gates**

- Should produce adequate corruptibility from original netlist
- Should not be placed in timing critical paths
- Should not be easily removed, bypassed, etc. to recover original design
- Should not be easy to recover key even when a working chip is available to attacker [1, 2]

D. Forte, R.S. Chakraborty Counterfeit Integrated Circuits: Threats, Detection, and Avoidance [1] El Massad et al., NDSS 2015[2] Subramanyan et al, HOST 2015

All Rights Reserved

# FORTIS Design, Fabrication, and Test



### **3PIP** owner provides

- (1) Locked, but synthesizable RTL or gate level netlist with confidentiality and integrity protected by IEEE P1735 to SoC designer (\*does not contain unlocking key or CUK)
- (2) An unlocked RTL or gate level netlist with confidentiality and synthesis rights protected by IEEE P1735 to SoC designer's EDA tool

#### D. Forte, R.S. Chakraborty Counterfeit Integrated Circuits: Threats, Detection, and Avoidance

## **FORTIS Digest and Check**



Source: Guin et al, TODAES 2016

- IP digest = hash of entire locked netlist (including declarations, etc.)
- IP header contains (1) chip unlock key (CUK) to unlock chip for simulation and or post-fabrication and (2) calculated digest
- EDA tool will terminate if digest doesn't match (i.e., IP was modified)

## Wafer and Package Test

- Use flip flop outputs as key inputs
- Provide foundry/assembly with any incorrect key during testing
- Utilize the inherent obscurity provided by the scan compression



#### Source: Guin et al, TODAES 2016

## **CUK Exchange Protocol**



Source: Guin et al, TODAES 2016

- Based on PGP [1]: Provides message integrity, endpoint authentication, and confidentiality
- Like SST, avoids cloning, overproduction, and out-of-spec/defective ICs

D. Forte, R.S. Chakraborty Counterfeit Integrated Circuits: Threats, Detection, and Avoidance [1] Zimmermann, MIT Press 1995

All Rights Reserved

## **FORTIS Results and Future Work**

## **Experimental Results**

- Little to no impact on test coverage
- Low area overhead

## **Limitations and Future Work**

P1735 Revision

## Attacks Against Logic Obfuscation

- Several attacks e.g., key sensitization attack, SAT based attacks have been proposed to break logic obfuscation
- By protecting scan chain, SAT attacks can be avoided, but originally proposed scan compression approach can be bypassed

# Section VIII: Open Problems and Future Research Directions

## **The Need for Formal Treatments**

HW Obfuscation (logic locking, FSM, camo) → an ongoing game of cat-and-mouse





Image: economist.com

Source: Amir et al., HaSS 2018



## **AMS Counterfeit Detection & Avoidance**



### **Types of AMS Counterfeits**

- Recycled, Remarked, Overproduced, Cloned
- Out-of-spec/defective and tampered less likely

# **Differences between AMS and Digital**

- 1. Pin Count: Digital ICs contain ten to several hundred pins; AMS ICs have less than ten to one hundred
- 2. Complexity/Cost: AMS ICs are fabricated with older technology nodes (e.g., 180nm), have lower transistor counts (< hundred in many cases), and fewer metal layers (<3); some may cost pennies
- **3. Design, Test, and Verification Flows:** AMS requires greater precision in biasing conditions, sensitivity to noise and temperature, and emphasis on signal integrity; tighter design margins; simultaneous considerations of multiple parameters
- 4. Missing in Action (MIA): Many common elements of digital chips are limited or nonexistent in AMS (memories, pipelines, crypto, modulo arithmetic, error correction...)









M. Alam et al., HASS 2017

D. Forte, R.S. Chakraborty Counterfeit Integrated Circuits: Threats, Detection, and Avoidance

#### All Rights Reserved

## **Consequences and Challenges**

Attacks and countermeasures for counterfeit, anti-reverse engineering, etc. have been aimed primarily at digital circuits

	The Bad	The Good
Low pin count	PUF, CDIR, etc. access limited	-
Lesser process variations	PUF quality impacted?	-
Lack of combinational/ sequential logic	No crypto for remote communication with chip; obfuscation and locking unsuitable	SAT and scan chain based attacks not applicable
Limited test infrastructure	Internal access limits counterfeit detection	Internal access limits black box attacks

# **Analog Metering**



### **Summary of Challenges**

- Breakable by spec analysis of experienced analog designer
- Obfuscation (anti-RE) not addressed
- Impact of process variations on corruptibility
- Key initialization/storage mechanisms still vague

## Legacy Devices with Obsolete Components

### **Best Approaches**

- Design with maintenance in mind
  - Well-documented
  - Platform independent SW/RTL
- Life-of-type (LOT) buys

### **Limited Remaining Options**

### 1) Same Obsolete HW/SW

- Expensive if purchased through authorized distributors
- Untrustworthy if purchased through unauthorized distributors
- Loss of HW/SW support/patches

## Critical Infrastructures



### 2) Replace with new HW/SW

- Backwards compatibility issues
- Compliance and recertification

## **Upgrade/Downgrade Framework**

### Source: Botero et al., IEEE D&T 2018 (in press)

**Upgrade:** "Raising to a higher standard, in particular improve by adding or replacing components."

- Develop a reconfigurable fabric with digital, analog, and mixed signal blocks to replace the legacy system
- Emphasis on improvements to security, footprint, performance, etc. compared with the legacy system

# **Downgrade:** *"Reduce to a lower grade, rank, or level of importance."*

- Convert a next-generation die into a backwards compatible chip by integrating with "downgrade" die using advances in packaging
- Emphasis on maintaining same security, footprint, performance, etc. compared to obsolete chip

### **System Integration**



### **Die Integration**



## **Proposed Steps and Recommendations**





### **Recommendations for Realization**

- Automation in RE @ all levels (IC, PCB, FW, SW)
- Security assessment tools and property-driven hardware security
- Commodification of mapping platforms
- Machine learning for specification mining, system verification, compliance checks

# Section IX: Conclusion

# **Summary – Counterfeit Detection**



- No one-size fits all solution!
- Physical inspection and/or reverse engineering can be improved in terms of time, cost, accuracy, etc.
- Electrical testing can be improved for out-ofspec/defective detection of larger digital chips
- Gaps in recycled AMS and SoCs, uPs, etc. detection

### Key



## Summary – Counterfeit/Piracy Avoidance

Discrete	F-CDIR	PUF						
SoCs, uPs, etc.	CDIR	ECID, PUF	FORTIS, HM, SST	SST	FORTIS, HM, SST, camo			Calit
Memories	CDIR	ECID, PUF	FORTIS, HM, SST	SST	FORTIS, HM, SST, camo	Strong PUF	BISA	Manufacturing.
FPGAs	CDIR	ECID, PUF	FORTIS, HM, SST	SST	FORTIS, HM, SST, camo			ODIOA
AMS	F-CDIR	ECID? PUF	HM?		Obfuscation?	PUF?		
PCB					Obfuscation	PUF?	Split Manufacturing	
	Recycled	Remarked	Overproduced	Out-of-Spec/ Defective	Cloned		Tampered	

- No one-size fits all solution!
- Recycled, remarked, and tampered probably addressed if technologies are adopted
- FORTIS, HM, SST, camo, etc. need formal treatments, revisions, and adoption
- Gaps in AMS, PCB, and discrete

### Key



## Conclusion

### More resources on these topics ...



# Thoughts and questions



D. Forte, R.S. Chakraborty Counterfeit Integrated Circuits: Threats, Detection, and Avoidance

**All Rights Reserved**