

Verification of Hardware IP Security and Trust

Prabhat Mishra

Professor

Computer and Information Science and Engineering


University of Florida, USA



Outline

- Introduction
- Design for Security
- IP Security and Trust Validation
 - ❖ Simulation-based Validation
 - ❖ Side Channel Analysis
 - ❖ Formal Verification
- Conclusion


SoC Design using Intellectual Property (IP) Blocks




Long and globally distributed supply chain of hardware IPs makes SoC design increasingly vulnerable to diverse trust/integrity issues.

Prabhat Mishra, Swarup Bhunia and Mark Tehranipoor (Editors), Hardware IP Security and Trust, ISBN: 978-3-319-49024-3, Springer, 2017.

Trust Me!



Electronics Supply Chain Security



Untrusted IP
Vendor & Sys.
Integrator


Untrusted Foundry & Assembly

In the Field & Recycling

Maximum Flexibility


Minimum Flexibility

What are the challenges?



Taxonomy of hardware IP security issues

HW Trojan Threats




Modern SoC Design and Manufacturing Flow*


*<http://www.darpa.mil/MTO/solicitations/baa07-24/index.html>

HW Trojan Examples/Models


Comb Trojan Example




Seq Trojan Example





MOLES*: Info Leakage Trojan



Comb Trojan model



Seq. Trojan Model



System level view


HW Trojan: in the News

Fishy Chips: Spies Want to Hack-Proof Circuits

By Adam Rawnsley

06.24.11
12:00 PM

Follow




In 2010, the U.S. military had a problem. It had bought over [59,000 microchips](#) destined for [installation](#) in everything from missile defense systems to gadgets that tell friend from foe. The chips turned out to be counterfeits from China, but it could have been even worse. Instead of crappy Chinese fakes being put into Navy weapons systems, the chips could have been hacked, able to shut off a missile in the event of war or lie around just waiting to malfunction.

Can Darpa Fix the Cybersecurity 'Problem From Hell?'

By Adam Rawnsley

08.05.11
9:40 AM

Follow @arawnsley



There are computer security threats — and then there are computer security nightmares. Put sabotaged circuits firmly in the second category. Last week, retired Gen. Michael Hayden, the former CIA and NSA chief, called the hazard of hacked hardware “the problem from hell.” “Frankly, it’s [not a problem that can be solved](#),” he added. “This is a condition that you have to manage.”

The Pentagon has already begun testing hardware. Over the next few months, Darpa has

Why is Trojan Detection Challenging?

Trojans are stealthy


Conventional ATPG is not effective

Inordinately large number of possible Trojan instances

Combinatorial dependence on number of circuit nodes

8-bit ALU (c880) with 451 nodes → **~10¹¹ possible 4-input Trojans!**

Sequential Trojans extremely hard to detect




Outline

- Introduction
- Design for Security
 - ❖ Logic locking, obfuscation, watermarking, PUF, ...
- IP Security and Trust Validation
 - ❖ Simulation-based Validation
 - ❖ Side Channel Analysis
 - ❖ Formal Verification
- Conclusion

HW Obfuscation for IP Protection

- Global Hardware Piracy estimated at \$1B/day*
- Causes loss of market share, revenue and reputation
- Affects all parties (IP vendors, IC design houses and System Designers)



Watermark Example

```
case (case_select)
  3' d0 : out = 4' d1;
  3' d3 : out = 4' d4;
  3' d5: out = 4' d6;
  3' d7: out = 4' d8;
  default : out =
    4' b0;
endcase
```

Obfuscation-based IP Protection

- **Cryptography-based:**

- HDL source-code is encrypted [Cadence '05, Xilinx]
- Licensed customer with correct key can de-encrypt and use
- Require proprietary design platform support
- Unacceptable to many SoC design-houses

- **String-processing based [Semantic]**

- Removes comments
- Re-names internal wires and registers
- Affects readability and comprehensibility

- **Code transformation based [Brzozowski & Yarmolik]**

- Loop unrolling
- Parallel block => sequential block
- Flattening register banks


Security Through Key-based Obfuscation

Basic Idea:

- Obfuscate the design functionally and structurally
- Achieved by modifying the state transition function
- Normal behavior is *enabled* only upon application of a key!





Prevents illegal usage of IPs!



Design for Security

- IP Specific (Network-on-Chip) Protection
 - ◆ Anonymous Routing
 - ◆ Trust-aware Routing
 - ◆ Authenticated Encryption
 - ◆ Detection and Localization of DoS




S. Charles, Y. Lyu, P. Mishra, Real-time Detection and Localization of DoS Attacks in NoC based SoCs, Design Automation and Test in Europe (DATE), Florence, Italy, 2019.

Outline

- Introduction
- Design for Security
- Security and Trust Validation
 - ❖ Simulation-based Validation
 - ❖ Side Channel Analysis
 - ❖ Formal Verification
- Conclusion

Validation of System-on-Chip (SoC) Designs




Post-Silicon Validation

Signal Selection



----- **Manufacturing** -----




Prabhat Mishra and Farimah Farahmandi (Editors), Post-Silicon Validation and Debug, ISBN: 978-3-319-98115-4, Springer, 2018.

Outline


- Introduction
- Design for Security
- **Security and Trust Validation**
 - ❖ **Simulation-based Validation**
 - ❖ Side Channel Analysis
 - ❖ Formal Verification
- Conclusion

Simulation-based Validation



- Simulation-based validation is widely used
 - ◆ Uses billions to trillions of random tests
 - ◆ Still no guarantee of covering important scenarios

Threat Model



Trojan taxonomy from www.trust-hub.org

Trojan detectable by our approach is highlighted

A. Ahmed, F. Farahmandi, Y. Iskander and P. Mishra, Scalable Hardware Trojan Activation by Interleaving Concrete Simulation and Symbolic Execution, ITC, 2018.

Trust Metrics and Benchmarks


- Functional Validation
 - ❖ Code coverage (statement / branch / path)
 - ❖ FSM coverage (states and transitions)
 - ❖ Property coverage (functional scenarios)
- Parametric Validation
 - ❖ Power / thermal violations
 - ❖ Real-time violations
 - ❖ Rare-node / rare-scenario activations

Jonathan Cruz, Prabhat Mishra and Swarup Bhunia, The Metric Matters: How to Measure Trust, Design Automation Conference (DAC), 2019.


- Static and Dynamic Benchmarks

J. Cruz, Y. Huang, P. Mishra, S. Bhunia, An Automated Configurable Trojan Insertion Framework for Dynamic Trust Benchmarks, Design Automation & Test in Europe 2018.

Directed Test Generation



Random Test




Directed Test

- Significantly less number of **directed tests** can achieve same coverage goal than random tests
- **Need for automated generation of directed tests**

Test Generation using Model Checking

Example: Generate a directed test to stall a decode unit (ID)




Solution: Exploit learning to reduce test generation complexity

Problem: Test generation is time consuming and may not be possible when complex design and properties are involved

Scalable Directed Test Generation

- Test generation based on model checking



Desirable to verify the HDL directly!

- Concolic Testing – Interleaved concrete and symbolic execution [Sen, CAV 2006]

Scalable Directed Test Generation

RTL design

Test Goal

Simulation Trace

```
1 module counter(out, clk, reset);
2   parameter WIDTH = 8;
3   output [WIDTH-1 : 0] out;
4   input          clk, reset;
5   reg [WIDTH-1 : 0] out;
6   wire          clk, reset;
7   always @(posedge clk)
8   begin
9     out <= out + 1;
10    if (out == 40)
11      $display ("Activated");
12  end
13  always @reset
14    if (reset)
15      out = 0; // initial value
16 endmodule
```

Simulation

```
(out,0) = 0
(out,1) = (out,0) + 1
IF (out,0) == 40 not taken
(out,2) = (out,1) + 1
IF (out,1) == 40 not taken
(out,3) = (out,2) + 1
IF (out,2) == 40 not taken
```

Constraint Solver

(out,0) = 38



```
(out,1) = (out,0) + 1
(out,0) != 40
(out,2) = (out,1) + 1
(out,1) != 40
(out,3) = (out,2) + 1
(out,2) = 40
```

Test

Constraints



Concolic Testing

Combines concrete and symbolic execution





Concolic Testing

Combines concrete and symbolic execution





Concolic Testing

Combines concrete and symbolic execution





Concolic Testing

Combines concrete and symbolic execution




Concolic Testing

Combines concrete and symbolic execution




Assertion-based Validation




Coverage analysis for s9234

Coverage monitors are selected randomly



Coverage analysis for s9234

Coverage monitors are selected from hard-to-detect events




Outline

- Introduction
- Design for Security
- **Security and Trust Validation**
 - ❖ Simulation-based Validation
 - ❖ **Side Channel Analysis**
 - ❖ Formal Verification
- Conclusion

HW Trojan Detection

	Logic Testing	Side-Channel Analysis
Pros	<ul style="list-style-type: none">● Robust under process noise● Effective for ultra-small Trojans	<ul style="list-style-type: none">● Effective for large Trojans● Easy to generate test vectors
Cons	<ul style="list-style-type: none">● Difficult to generate test vectors● Large Troj. detection challenging	<ul style="list-style-type: none">● Vulnerable to process noise● Ultra-small Troj. Det. challenging


Logic Testing for Trojan Detection



Not effective:

- (1) Test space (no way to cover all inputs and all circuit states)
- (2) Trojan space (unknown locations, unknown triggers)
- (3) Trojan is stealthy (rare triggering)


Side Channel Analysis (SCA) for Trojan Detection



Not effective:


- (1) Trojan is small and dormant (different of signature is small)
- (2) Sensitivity (process noise and background switching)

Our Approach: Logic Testing + SCA



Y. Huang, S. Bhunia, P. Mishra, Scalable Test Generation for Trojan Detection using Side Channel Analysis, IEEE Trans. on Information Forensics & Security (TIFS), 2018.


Multiple Excitation of Rare Switching (MERS)



● Non-rare node ● Rare node


MERS: Test Reordering

Before reordering:



● Non-rare node ● Rare node


Effect of Increased Total Switching



Total Switch also increases with N =====> Tests reordering


MERS: Test Reordering

After reordering:



● Non-rare node ● Rare node

Effect of Weight Ratio (C)




Y. Huang, S. Bhunia P. Mishra, MERS: Statistical Test Generation for Side-Channel Analysis based Trojan Detection, ACM Conf. on Computer and Communications Security (CCS), 2016.

Outline


- Introduction
- Design for Security
- **Security and Trust Validation**
 - ❖ Simulation-based Validation
 - ❖ Side Channel Analysis
 - ❖ **Formal Verification**
 - Property Checking of Unwanted Scenarios
 - Equivalence Checking to Identify Threats
 - Theorem Proving of Design Alternations
- Conclusion

Checking Non-functional Properties

- Find a path that satisfies a specific property




Model Checking using UPPAAL



- TCEC requirement can be written in CTL as:
 - ◆ $EG ((T < T_{max} \wedge E < E_{budget}) U A.end)$
- If the model checker does not support “until”:
 - ◆ $EF (isTSafe \wedge isESafe \wedge A.end)$
- In UPPAAL’s property description

FSM Anomaly Detection



A. Nahiyan et al., Security-aware FSM Design Flow for Identifying and Mitigating Vulnerabilities to Fault Attacks, IEEE Transactions on CAD (TCAD), 2018.


F. Farahmandi and P. Mishra, FSM Anomaly Detection using Formal Analysis, IEEE International Conference on Computer Design (ICCD), 2017.

Outline

- Introduction
- Design for Security
- **Security and Trust Validation**
 - ❖ Simulation-based Validation
 - ❖ Side Channel Analysis
 - ❖ **Formal Verification**
 - Property Checking of Unwanted Scenarios
 - **Equivalence Checking to Identify Threats**
 - Theorem Proving of Design Alternations
- Conclusion


Equivalence Checking

- Traditional Equivalence Checkers
- Equivalence Checking using SAT Solvers




- Does not work for industrial designs unless the design structure (FSM) is similar

Groebner Basis and Polynomials



Groebner Basis



- Let \mathbf{K} be a computable field
 - ◆ $\mathbf{K}[x_1, x_2, \dots, x_n]$ be the polynomial ring in n variables
- Polynomial $f \in K[x_1, x_2, \dots, x_n]$ is written as
$$f = c_1M_1 + c_2M_2 + \dots + c_dM_d$$
- Ideal \mathbf{I} is represented by
$$\langle f_1, f_2, \dots, f_s \rangle = \{ \sum_{i=1}^s h_i f_i : h_1, h_2, \dots, h_s \in K[x_1, x_2, \dots, x_n] \}$$
- $F = \{f_1, f_2, \dots, f_s\}$ is called generator or basis of ideal \mathbf{I}
- Every arbitrary ideal other than $\{0\}$ has a basis with specific properties which is called **Groebner basis**

Ideal Membership Algorithm

- The set G Groebner basis of ideal I if and only if
 - ◆ For all polynomial $f \in I$ the remainder of reducing f w.r.t polynomials of G is zero
 - ◆ Reduction is a sequential division of f on set G with respect to a specific order
- Groebner Basis has to be computed

Integer Polynomial of Logical Gates

- *Every Boolean variable a can be considered as*
 - ◆ $a \in \{0,1\} \subset \mathbf{Z}$
 - ◆ $a^2 = a$
- *Every logical gate can be modeled with an integer polynomial*

$$z = NOT(a) \Rightarrow f = z - (1 - a) = \mathbf{0}$$

$$z = AND(a, b) \Rightarrow f = z - a \cdot b = \mathbf{0}$$


$$z = OR(a, b) \Rightarrow f = z - (a + b - a \cdot b) = \mathbf{0}$$

$$z = XOR(a, b) \Rightarrow f = z - (a + b - 2 \cdot a \cdot b) = \mathbf{0}$$

Illustrative Example



$$f_{spec} := 2 * Cout + S - (A + B + Cin) = 0$$



$$Cout > S > \{ W3 > W2 \} > W1 > \{ A > B > Cin \}$$

Circuit's Polynomials:

$$F = \{ W1 - (A + B - 2 * A * B) = 0,$$

$$W2 - (W1 * Cin) = 0,$$

$$W3 - (A * B) = 0,$$

$$S - (W1 + Cin - 2 * W1 * Cin) = 0,$$

$$Cout - (W2 + W3 - W2 * W3) = 0 \}$$

All circuit polynomials have relatively prime leading terms $\rightarrow F = G$

Illustrative Example: Reduction Step

- Sequential Division with following order:
 - ◆ $C_{out} \rightarrow S \rightarrow W_3 \rightarrow W_2 \rightarrow W_1 \rightarrow C_{in} \rightarrow A \rightarrow B$
- The dividend is
 - ◆ $f_{spec} := 2 * C_{out} + S - (A + B + C_{in}) = 0$
- Steps:
 - ◆ 1: cancel C_{out} with $2 * (C_{out} - (W_2 + W_3 - W_2 * W_3))$
 - Remainder = $S - 2 * W_2 * W_3 + 2 * W_3 + 2 * W_2 - A - B - C_{in}$
 - ◆ 2: cancel S with $1 * (S - (W_1 + C_{in} - 2 * W_1 * C_{in}))$
 - Remainder = $-2 * W_2 * W_3 + 2 * W_3 + 2 * W_2 + - 2 * W_1 * C_{in} + W_1 - A - B$
 - ◆ 3: cancel W_3 with $(2 - 2 * W_2) * (W_3 - (A * B))$
 - Remainder = $2 * W_2 + 2 * W_2 * A * B - 2 * W_1 * C_{in} + W_1 + 2 * A * B - A - B$
 - ◆ 4: cancel W_2 with $(2 + 2 * A * B) * (W_2 - (W_1 * C_{in}))$
 - Remainder = $2 * A * B * C_{in} * W_1 + W_1 + 2 * A * B - A - B$
 - ◆ 5: cancel W_1 with $(2 * A * B * C_{in} + 1) * (W_1 - (A + B - 2 * A * B))$
 - Remainder = 0


The design has correctly implemented the specification

Automated Detection and Correction

Verification

Test Generation


Debugging



Example (Correct Implementation)

- Consider a 2-bit Multiplier

- ◆ $f_{spec} := Z - (A \cdot B)$
- ◆ Order: $\{Z_2, Z_3\} > \{Z_1, R\} > \{Z_0, M, N, O\} > \{A_1, A_0, B_1, B_0\}$



- Verification Steps:

- ◆ $f_{spec} : 8 \cdot Z_3 + 4 \cdot Z_2 + 2 \cdot Z_1 + Z_0 - 4 \cdot A_1 \cdot B_1 - 2 \cdot A_1 \cdot B_0 - 2A_0B_1 - A_0B_0$

- Cancel Z_2 and Z_3

- ◆ Step 1: $4 \cdot R + 4 \cdot O + 2 \cdot Z_1 + Z_0 - 4 \cdot A_1 \cdot B_1 - 2 \cdot A_1 \cdot B_0 - 2A_0B_1 - A_0B_0$

- Cancel R and Z_1

- ◆ Step 2: $4 \cdot O + 2 \cdot M + 2 \cdot N + Z_0 - 4 \cdot A_1 \cdot B_1 - 2 \cdot A_1 \cdot B_0 - 2A_0B_1 - A_0B_0$

- Cancel Z_0, M, N, O


- ◆ Step 3: (remainder): 0

Example (Buggy Implementation)

- Consider a buggy 2-bit Multiplier

- ◆ $f_{spec} := Z - (A \cdot B)$

- ◆ $f_{spec} := 8 \cdot Z_3 + 4 \cdot Z_2 + 2 \cdot Z_1 + Z_0 - ((2 \cdot A_1 + A_0) \cdot (2 \cdot B_1 + B_0))$




$$f_{spec_0} : 8 \cdot Z_3 + 4 \cdot Z_2 + 2 \cdot Z_1 + Z_0 - 4 \cdot A_1 \cdot B_1 - 2 \cdot A_1 B_0 - 2 \cdot A_0 \cdot B_1 - A_0 \cdot B_0$$

$$f_{spec_1} : 4 \cdot R + 4 \cdot O + 2 \cdot z_1 + Z_0 - 4 \cdot A_1 \cdot B_1 - 2 \cdot A_1 B_0 - 2 \cdot A_0 \cdot B_1 - A_0 \cdot B_0$$

$$f_{spec_2} : 4 \cdot O + 2 \cdot M + 2 \cdot N + Z_0 - 4 \cdot A_1 \cdot B_1 - 2 \cdot A_1 B_0 - 2 \cdot A_0 \cdot B_1 - A_0 \cdot B_0$$


$$f_{spec_3}(\text{remainder}) : 2 \cdot A_1 + 2 \cdot B_0 - 4 \cdot A_1 \cdot B_0$$

Trojan Detection using Polynomials




Model Specification and Implementation to Polynomials

- Partition Specification and Implementation Netlists to combinational regions
 - ◆ Model each region as a one Polynomial



Equivalence Checking


- Reduce each F_{spec_i} over corresponding implementation polynomials



- $F_{\text{spec}_i} = C_s * F_s + C_{s+1} * F_{s+1} + \dots + C_k * F_k + r_i$
 - ◆ If r_i is zero, implementation polynomials safely implement the function F_{spec_i}
 - ◆ Corresponding gates of implementations are safe
 - ◆ If r_i is non-zero, Malfunctions exist
 - ◆ There are some untrustworthy gates

Example: Extracting Specification Polynomials

- Part of specification netlist




- Specification Polynomials:

- ◆ $F_{\text{spec1}}: n_1 - (A + n_2 - 2 * A * n_2) = 0$

- ◆ $F_{\text{spec2}}: Z - (n_1 * B) = 0$

Example: Extracting Implementation Polynomials

- Corresponding part of implementation Netlist
 - ◆ Trojan is inserted



- Implementation polynomials

- ◆ $F_{\text{spec1}}: n_1 - (n_2 * w_4 * A - n_2 * w_4 + w_4 - n_2 * A) = 0$
- ◆ $F_{\text{spec2}}: w_4 - (A - n_2 * A) = 0$
- ◆ $F_{\text{spec3}}: Z - (n_1 * w_4 * C * B - + n_1 * w_4 * C - n_1 * B + 1) = 0$

Example: Equivalence Checking

$$F_{\text{spec1}}: n_1 - (A + n_2 - 2 \cdot A \cdot n_2) = 0$$

$$F_{\text{spec2}}: Z - (n_1 \cdot B) = 0$$

Specification

$$f_{\text{spec1}}: n_1 + 2 \cdot A \cdot n_2 - n_2 - A$$

$$\text{step}_{11}: -1 \cdot w_3 \cdot w_4 + w_3 + w_4 + 2 \cdot n_2 \cdot A - n_2 - A$$

$$\text{step}_{12}: -1 \cdot w_2 \cdot w_1 \cdot n_2 \cdot A + n_2 \cdot w_1 + A \cdot w_2 + 2 \cdot n_2 \cdot A - n_2 - A$$

$$\text{step}_{13}(r_1): 0$$

→ Gates {1,2,3,4,5} which construct the F_{spec1} are safe

$$f_{\text{spec2}}: Z + n_1 \cdot B - 1$$

$$\text{step}_{21}: -1 \cdot w_6 \cdot n_1 + n_1 \cdot B$$


$$\text{step}_{22}: -1 \cdot n_1 \cdot w_5 + B \cdot n_1 \cdot w_5$$

$$\text{step}_{23}: -1 \cdot n_1 \cdot C \cdot w_4 + B \cdot n_1 \cdot C \cdot w_4$$

$$\text{step}_{24}: -1 \cdot n_1 \cdot C \cdot A \cdot w_2 + B \cdot n_1 \cdot C \cdot A \cdot w_2$$

$$\text{step}_{25}(r_2): -1 \cdot n_1 \cdot A \cdot C + n_1 \cdot n_2 \cdot A \cdot C + A \cdot B \cdot C \cdot n_1 - A \cdot B \cdot C \cdot n_1 \cdot n_2$$


→ Gates {2,4,6,7,8} which construct the F_{spec2} are suspicious



Implementation

Trojan Localization


- Safe Gates G_S :
 - ◆ Which are contributing in generating zero remainders
- Faulty Gates G_F :
 - ◆ Which are contributing in generating non-zero remainders
- Unused Gates G_U :
 - ◆ Extra gates that does not map to any of specification functionalities
- Potential Trojan Gates
 - ◆ $GT = G_F - G_S \cup G_U$



Potentila Trojan gates

Example: Trojan Localization

- Safe Gates: {1,2,3,4,5}
- Faulty Gates: {2,4,6,7,8}
- Potential Trojan Gates: {6,7,8}



Results: Trojan Localization


Benchmark			#Suspicious Gates			False Positives	False positive Improvement	
Type	Gates	#Trojan GAtes	FANCI	Formality	Ours	Our	FANCI	Formality
RS232-T1000	311	13	37	214	13	0	*	*
RS232-T1100	310	12	36	213	14	2	31x	100.5x
S15850-T100	2456	27	76	710	27	0	*	*
S38417-T100	5819	11	69	**	13	2	29x	**
S38417-T200	5823	15	73	2653	26	11	5.27x	240x
S35932-T200	5445	16	70	138	22	6	9x	20.3x
S38584-T200	7580	11	85	47	9	11	37.5x	23.5x
Vga-lcd-T100	70162	5	706	**	22	17	41x	**

“*” indicates our approach does not produce any false positive gates (infinite improvement)

“**” shows the cases that Formality could not detect the Trojans.

[FANCI] A. Waksman et al., CCS, 2013.

Trojan Activation



A. Ahmed, F. Farahmandi, Y. Iskander, and P. Mishra, Scalable Hardware Trojan Activation by Interleaving Concrete Simulation and Symbolic Execution, International Test Conference (ITC), 2018.

Outline

- Introduction
- Design for Security
- **Security and Trust Validation**
 - ❖ Simulation-based Validation
 - ❖ Side Channel Analysis
 - ❖ **Formal Verification**
 - Property Checking of Unwanted Scenarios
 - Equivalence Checking to Identify Threats
 - **Theorem Proving of Design Alternations**
- Conclusion

Results: Trojan Localization


Benchmark			#Suspicious Gates			False Positives	False positive Improvement	
Type	Gates	#Trojan GAtes	FANCI	Formality	Ours	Our	FANCI	Formality
RS232-T1000	311	13	37	214	13	0	*	*
RS232-T1100	310	12	36	213	14	2	31x	100.5x
S15850-T100	2456	27	76	710	27	0	*	*
S38417-T100	5819	11	69	**	13	2	29x	**
S38417-T200	5823	15	73	2653	26	11	5.27x	240x
S35932-T200	5445	16	70	138	22	6	9x	20.3x
S38584-T200	7580	11	85	47	9	11	37.5x	23.5x
Vga-lcd-T100	70162	5	706	**	22	17	41x	**

“*” indicates our approach does not produce any false positive gates (infinite improvement)

“**” shows the cases that Formality could not detect the Trojans.

[FANCI] A. Waksman et al., CCS, 2013.

Trojan Activation



A. Ahmed, F. Farahmandi, Y. Iskander, and P. Mishra, Scalable Hardware Trojan Activation by Interleaving Concrete Simulation and Symbolic Execution, International Test Conference (ITC), 2018.

Outline


- Introduction
- Design for Security
- Simulation-based Validation
 - ❖ Test Generation for Trust Validation
 - ❖ Side Channel Analysis
- **Formal Verification Approaches**
 - ❖ Property Checking of Unwanted Scenarios
 - ❖ Equivalence Checking to Identify Threats
 - ❖ **Theorem Proving of Design Alternations**
- Conclusion

Theorem Proving

- **Theorem Proving:** Prove/disprove properties of systems expressed as logical statements
- **Types:** Automated Theorem Provers (SMT, SAT solvers) and Interactive Theorem Provers (Coq, NuPRL)
- **Advantage:** Verification of large hardware designs
- **Limitation:** Proof construction in interactive theorem provers could be tedious
- **Application:** Use of Coq in Proof-Carrying Hardware framework for verifying soft-IP cores


Proof-Carrying Code (PCC)

- Use formal proof to establish software trustworthiness
 - ◆ Developed by G. Necula and P. Lee in '96
 - ◆ Central idea: supplier of software provides formal proof ensuring software's safety
- Implementation Procedure
 - ◆ Compile Source
 - ◆ Write proof of specification for the binary code
 - ◆ Validate Proof
 - ◆ Execute




Proof-Carrying Hardware IP Cores

- Trusted IP Acquisition (consumers)
 - ❑ User receives IP code AND a formal proof regarding the code's trustworthiness
 - ❑ Existence of Proofs certify verification of HDL code against security properties
 - ❑ Proofs are validated automatically and efficiently by the proof checker in Coq
 - ❑ Unlike functional specifications, security properties concern both functionality and information sensitivity




Working Procedure – Main Parties



Scalable SoC Trust Verification using Integrated Theorem Proving and Model Checking


Formal Methods Integration

- Theorem Prover (TP) - Coq
- Model Checker (MC) – Cadence IFV
- First attempt to verify security properties on large-scale hardware by integrating TP and MC



Distributed Proof Construction


- Decomposition of hardware design & security specification theorem
- Sub-modules against lemmas of security properties
- Prove security specification by combining results of lemmas of security properties





Outline

- Introduction
- Design for Security
- Security and Trust Validation
 - ❖ Simulation-based Validation
 - ❖ Side Channel Analysis
 - ❖ Formal Verification
- Analog/Mixed-Signal Validation
- Conclusion

Attacks and Countermeasures



Thank you!



prabhat@ufl.edu

<http://www.cise.ufl.edu/~prabhat>