# Electromagnetic and Machine Learning Side-Channel Attacks and Low-Overhead Generic Countermeasures

Shreyas Sen<sup>1</sup>, Arijit Raychowdhury<sup>2</sup>



ICSRL, ECE, Georgia Tech

Acknowledgements: Debayan Das<sup>1</sup>, Josef Danial<sup>1</sup>, Anupam Golder<sup>2</sup>

SPARC Lab, ECE, Purdue University<sup>1</sup> ICSRL, ECE, Georgia Institute of Technology<sup>2</sup> August 25, 2019

#### **CHES 2019**

#### SPARC Lab, ECE, Purdue

PURDUE

## **Stealing Secret from Distance**



**Reference**: https://www.fox-it.com/nl/wpcontent/uploads/sites/12/Tempest\_attacks\_against\_AES.pdf

#### SPARC Lab, ECE, Purdue







# Outline

ICSRL, ECE, Georgia Tech 4

- Background
- Side-Channel Attacks
- Countermeasures
- Remarks and Discussions



Background	Side-Channel Attacks	Countermeasures	Remarks
		-	

# Introduction

- Classical Cryptography treats security using mathematical abstractions
- Classic cryptanalysis has had a huge success and promise
  - Analysis and quantification of crypto algorithm shows high resilience against brute-force attacks
- Over the last two decades, many of the security protocols have been attacked using *physical attacks*
  - Take advantage of the underlying physical implementation to recover secret parameters

ICSRL, ECE, Georgia Tech

Background	Side-Channel Attacks	Countermeasures	Remarks

# **Power Side-Channel Basics**

- Physical Implementations of crypto algorithms leak intermediate data
- Data-dependent power leaks due to the switching activity of the transistors
   Attack Complexity
- Why so powerful?
  Complexity of breaking AES-128 reduced from 2<sup>128</sup> to 2<sup>12</sup>.
   Divide and conquer approach:
   Byte-wise attack, 2<sup>8</sup> Combinations for each byte, and 16 key bytes.

128 Key = 16 x 8-bit key Byte-wise Attack Complexity:  $16x2^8 = 2^{12}$ 

#### SPARC Lab, ECE, Purdue



Background	Side-Channel Attacks	Countermeasures	Remarks

## **Power/EM Side-Channel Basics**



- Power Consumption /Electromagnetic radiations emanating from ICs performing crypto operations can be picked up.
- Using statistical analyses, the secret key operating in the hardware can be revealed.
- Most attackers treat these EM emanations as a Black Box!

8

ICSRL, ECE, Georgia Tech

Background Side-Channel Attacks	Countermeasures	Remarks
---------------------------------	-----------------	---------

# AES-256 is not enough!

#### Security

# AES-256 keys sniffed in seconds using €200 of kit a few inches away

Van Eck phreaking getting surprisingly cheap

By Iain Thomson in San Francisco 23 Jun 2017 at 22:58 92 📮 SHARE 🔻



Side-channel attacks that monitor a computer's electromagnetic output to snaffle passwords are nothing new. They usually require direct access to the target system and a lot of expensive machinery - but no longer

• AES-256 key recovered in just 5 minutes from a 1 meter distance

 Complexity of breaking AES-256 reduced from 2<sup>256</sup> to 2<sup>13</sup>

• From AES-128 to AES-256, SCA resistance increases linearly (2x)

**Reference**: https://www.fox-it.com/nl/wpcontent/uploads/sites/12/Tempest\_attacks\_against\_AES.pdf

#### SPARC Lab, ECE, Purdue

#### **Attack Setup: Overview**



#### SPARC Lab, ECE, Purdue

Background	Side-Channel Attacks	Countermeasures	Remarks
------------	----------------------	-----------------	---------

## **Recording Hardware**



#### SPARC Lab, ECE, Purdue

Background	Side-Channel Attacks	Countermeasures	Remarks

## **Simple Power Analysis: AES-256**



Overview trace showing pattern dependent on AES algorithm

ICSRL, ECE, Georgia Tech 12

# **Practical Power/EM Analysis Attacks**

- Smart Cards credit cards, etc. are vulnerable to these attacks
- IoT devices 8/16-bit microcontrollers can be attacked
- Counterfeiting of e-cigarettes to gain market share



#### SPARC Lab, ECE, Purdue

# Outline

ICSRL, ECE, Georgia Tech 14

- Background
- Side-Channel Attacks
- Countermeasures
- Remarks and Discussions

## $\textbf{Encryption} \rightarrow \textbf{AES}$



**AES Encryption** 

SPARC Lab, ECE, Purdue

**AES** Decryption



- Symmetric Key Encryption
- Algorithm Known
- Key Secret

Background	Side-Channel Attacks	Countermeasures	Remarks

# **Physical Attacks**

- Traditional cryptography revolves around the concepts of one-way and trapdoor functions.
- **One-wayness:** The function is easy to compute, but hard to invert.
- A trapdoor one-way algorithm involves a function which is easily invertible if and only if the secret "key" is available.
- Physical attacks occur in 2 phases:
  - Data collection: The attacker exploits certain physical characteristics (power/EM) of the device under attack.
  - Attack: Run statistical analysis on the gathered traces to recover the secret key.

ICSRL, ECE, Georgia Tech 16

## **EM & Power Side-Channel Analysis: Attack Models**

- Power consumption (& EM radiation) proportional to the total number of bit flips.
- Hamming Weight (HW) Model: Number of 1's on the data bus
- Hamming Distance (HD) Model: Number of bits switching from previous state to the next.
- HW model is a special case of the HD model.
- Dynamic Power (0->1)

$$P_{dyn} = C_L V_{DD}^2 P_{0 \to 1} f$$



CI -> load capacitance Vdd -> supply voltage P0->1 -> probability of a 0->1 transition f -> frequency

## ICSRL, ECE, Georgia Tech 17

Background	Side-Channel Attacks	Countermeasures	Remarks

# **Information Leakage**



SPARC Lab, ECE, Purdue

Background	Side-Channel Attacks	Countermeasures	Remarks

# Attack Models: HW vs HD

- Hamming Weight (HW) Model: Crude model, but useful for software implementations in microcontrollers.
- Hamming Distance (HD) Model: Considers both 1-0 and 0-1 transitions equal, useful for hardware implementations where the same register is used to store the updated states.

Background	Side-Channel Attacks	Countermeasures	Remarks

## **Non-Profiled and Profiled attacks**



- Non-Profiled SCA:
  - Direct attack on a target device using HW/HD leakage model.
  - Eg. Differential/Correlational power analysis (DPA/CPA).
- Profiled SCA attack:
  - Build offline template using an identical device
  - Perform attack on a similar device with fewer traces (more powerful attack).
  - Eg. Statistical template attacks, machine learning based attacks.

#### SPARC Lab, ECE, Purdue

Background	Side-Channel Attacks	Countermeasures	Remarks

# **Attack Modalities**

- Chosen Plaintext Attack: Assumes that the attacker has full control on the device and can collect power/EM traces for different input plaintexts.
  - Easy attack on microcontrollers, useful to test countermeasures on software implementations
- Known Ciphertext Attack: Practical attack, assumes the attacker can collect power/EM traces corresponding to each ciphertext.
  - Useful to attack well-designed hardware crypto implementations with HD models

ICSRL, ECE, Georgia Tech 21

Background Side-Channel Attacks Countermeasures Remarks	ground	Background
---	--------	------------

# Non-Profiled SCA: CPA (and CEMA)

- Correlational Power Analysis (CPA) Attack:
  - Step 1: Identify point of attack usually 1<sup>st</sup> round S-box output for AES-128/256 with chosen PT attack (or, the last round HD attack based on CT).
  - Step 2: Choose HW or HD model depending on the platform for attack. Eg. HW model for software AES.
  - Step 3: Make a guess for key byte. Repeat for all 256 key guesses (0 to 255 for each key byte).
  - Step 4: Compute HW of data transition for each PT value.
  - Step 5: Compute correlation coefficient between the HW matrix and the power traces.
  - Step 6: Repeat for all 16 key bytes to recover the AES-128 key

#### SPARC Lab, ECE, Purdue

Background Side-Channel Attacks Countermeasures Remarks	Background	annel Attacks Countermeasures	Remarks
---	------------	-------------------------------	---------

# Non-Profiled SCA: CPA (and CEMA)



SPARC Lab, ECE, Purdue

- Collect power traces (T).
- Build a power hypothesis (H).
  - Correlate the measured & expected traces.

 $\rho_{TH} = \frac{Cov(T,H)}{\sigma_T * \sigma_H} \stackrel{\text{p: Correlation co-efficien}}{\sigma: \text{Standard Deviation}} \sigma: \text{Standard Deviation}$ 

 More Traces -> Better chance of finding key

Background	Side-Channel Attacks	Countermeasures	Remarks

## **Power Analysis Attacks**



- First attack demonstrated by Kocher et al. in 1998.
- Simple Power Analysis (SPA) and Differential Power Analysis (DPA) used to break DES.



Figure 1: SPA trace showing an entire DES operation.

## ICSRL, ECE, Georgia Tech 24

Background	Side-Channel Attacks	Countermeasures	Remarks

#### **Electromagnetic Analysis Attacks**



[KOP09]

 A magnetic/electric field probe is used to scan the chip and record EM traces.

 For attack, use DEMA/ CEMA to recover the secret key.

ICSRL, ECE, Georgia Tech 25

Background	Side-Channel Attacks	Countermeasures	Remarks

#### **Power and EM SCA Attacks: History**



ICSRL, ECE, Georgia Tech 26

Background Side-Channel Attacks	Countermeasures	Remarks
---------------------------------	-----------------	---------

#### Laboratory Set-up for CEMA attack



#### SPARC Lab, ECE, Purdue

Background Side-Channel Attacks Countermeasures Remarks
---

#### **CEMA on AES-128 (8-bit microcontroller)**



 EM probe used to break all the 16 key bytes of the software AES running on an Atmega microcontroller within <1K traces (MTD).</li>

#### SPARC Lab, ECE, Purdue



# **SCNIFFER: Automated Intelligent EM Sniffing**





 Automated low-cost end-to-end Framework for efficient EM Side-Channel SNIFFing & Side-Channel Attack

#### SPARC Lab, ECE, Purdue

## **SCNIFFER: Low-cost EM Attack Setup**

	Scanner	Amplifier	Probe
Picture		RF-OUT DC-SV	
Cost	\$200	\$50	\$10
SCNIFFER Specifications	100 µm	20dB	16mm <sup>2</sup>
Riscure EM Probe Station Specifications	2.5 µm	-	1mm <sup>2</sup>

#### Cost: <\$300 compared to ~\$50,000

#### SPARC Lab, ECE, Purdue

Background	Side-Channel Attacks	Countermeasures	Remarks

# **Heat Maps**



ICSRL, ECE, Georgia Tech 32

Background	Side-Channel Attacks	Countermeasures	Remarks

# **SCNIFFER: TVLA-Based EM Sniffing**



 TVLA: 2 sets of traces collected: fixed PT (f) and random PT (r).

• TVLA = 
$$\frac{\mu_r - \mu_f}{\sqrt{\frac{\sigma_r^2}{n_r} + \frac{\sigma_f^2}{n_f}}}$$

• TVLA < 4.5: traces do not have data-dependent leakage.

ICSRL, ECE, Georgia Tech 33

• TVLA 
$$\propto \frac{1}{SNR}$$

• MTD 
$$\propto \frac{1}{SNR^2}$$

• TVLA requires much lower number of traces than CEMA at each point.

Background Side-Channel Attacks Countermeasures Remarks	S
---	---

# **SCNIFFER: Finding Point of Max Leakage**

• Gradient descent heuristic to converge to the best point of leakage on an N x N chip within N iterations.



ICSRL, ECE, Georgia Tech 34

#### **Effect of Scan Resolution**

## **SCNIFFER Attack Comparison**



ICSRL, ECE, Georgia Tech 35

Background	Side-Channel Attacks	Countermeasures	Remarks

## **SCNIFFER Demo**

# **SCNIFFER:** Context-Aware Intelligent **EM Side-Channel Sniffing**

#### SPARC Lab, ECE, Purdue
Background	Side-Channel Attacks	Countermeasures	Remarks

# **SCNIFFER Attack Comparison**

Case	Initial Search	Gradient Search	Convergence Location	MTD	Total Traces
1	Amplitude	Amplitude	(7, 1)	1713*	1793
23	TVLA TVLA	Amplitude	(2, 2) (4, 2)	225 358	2488
4	Amplitude	TVLA	(8, 2)	>5000	>14,640

TABLE II: Comparison of different combinations of TVLA and amplitude used with SCNIFFER. The total traces includes <sup>b)</sup> the traces needed for the initial search, gradient search, and CEMA.

\*Amplitude based search provides faster convergence, but gives no guarantees that the location found is not a location without information leakage as TVLA does.



ICSRL, ECE, Georgia Tech 37

# Q&A



Background	Side-Channel Attacks	Countermeasures	Remarks

# **Non-Profiled and Profiled attacks**



- Non-Profiled SCA:
  - Direct attack on a target device using HW/HD leakage model.
  - Eg. Differential/Correlational power analysis (DPA/CPA).

# • Profiled SCA attack:

- Build offline template using an identical device
- Perform attack on a similar device with fewer traces (more powerful attack).
- Eg. Statistical template attacks, machine learning based attacks.

#### SPARC Lab, ECE, Purdue

Background	Side-Channel Attacks	Countermeasures	Remarks

# **Profiled attack**



#### SPARC Lab, ECE, Purdue

# **Literature Review of Profiled Attacks**

Profiled Attack Scenario	Method	Corresponding Articles
	Gaussian Template Attack	[CRR02], [RO04], [OM07]
	Support Vector Machine	[BL12], [HZ12], [LBM14], [LBM15]
Same-device Attack	Random Forest	[LBM14]
	Neural Networks	[MHM13], [GHO15], [MPP16], [MDM16], [CDP17], [BPS+18]
Cross-device Attack	Gaussian Template Attack	[RSV+11], [MBT+13], [HOT+14], [OK18]
	Neural Networks	[DGD+19],[CCC+19], [GDD+19]

ICSRL, ECE, Georgia Tech 41

# **Gaussian Distribution based Template Attack**

- First elaborated in [CRR02]
- During profiling phase, leakage vectors (traces) are recorded
- Sample mean vector (x
  <sub>k</sub>) and sample covariance matrix (S<sub>k</sub>) for each possible intermediate (secret) value (k) can estimate true mean and true covariance for sufficient number of leakage vectors.
- As side-channel leakage traces can generally be modeled well by a multivariate normal distribution, sample mean and sample covariance matrix completely define underlying probability distribution of leakage vector **x** by:

$$f(\mathbf{x} \mid k) = \frac{1}{\sqrt{(2\pi)^m |\mathbf{S}_k|}} \cdot e^{-\frac{1}{2}(\mathbf{x} - \bar{\mathbf{x}}_k)' \mathbf{S}_k^{-1}(\mathbf{x} - \bar{\mathbf{x}}_k)}$$

• In the attack phase, using each recorded trace,  $\mathbf{x}_i$ , a discriminant score,  $D(k|\mathbf{x}_i)$  is computed for each possible k (derived from Bayes' rule), where P(k) = a-priori probability of the secret value, k:

$$D(k \mid \mathbf{x}_i) = f(\mathbf{x}_i \mid k) P(k)$$

• By ordering the discriminant scores for each *k*, we find the correct secret value.

## SPARC Lab, ECE, Purdue

Background	Side-Channel Attacks	Countermeasures	Remarks

#### **Numerical Problems in Template based Attack and Solutions**

- Number of leakage traces per candidate value should be greater than the number of dimensions per trace so that sample covariance matrix is non-singular [OK18], due to some samples being highly correlated.
- Using pooled Covariance matrix [OK18] instead of separate covariance matrices for each candidate value provides a better estimate and satisfies the above criteria easily
- Selection of Samples (Points of Interest Pol) by Difference of Means (DOM), Sum of Squared Differences (SOSD), Signal-to-Noise ratio (SNR) helps reduce the number of samples per trace
- Reducing the number of dimensions using Principal Component Analysis (PCA) or Fisher's Linear Discriminant Analysis (LDA) also improves the performance of template attack

ICSRL, ECE, Georgia Tech 43

Background	Side-Channel Attacks	Countermeasures	Remarks

# **Neural Network based Profiled Attack**



Multi-Layer Perceptron (MLP) 1-D Convolutional Neural Network (CNN) Typical Deep Neural Network Architectures Employed [GDD+19]

Number of layers and/or filters of MLP and 1-D CNN architectures depend on target platforms, and can be optimized using grid-search approach.

#### SPARC Lab, ECE, Purdue

Background	Side-Channel Attacks	Countermeasures	Remarks

# **DNNs vs Gaussian Template Attacks**

- Deep Neural Network based profiling attacks have several key advantages to the classical statistical template attacks:
  - Does not require a precise selection of Points of Interests (Pols)
  - DNNs can handle large dimensions
  - Convolutional NNs can handle trace misalignment up to a certain degree.





Background	Side-Channel Attacks	Countermeasures	Remarks

# **CNN** with Data Augmentation



Data Augmentation Techniques- Left: Shifting, Right: Add-Remove [CDP17]

ICSRL, ECE, Georgia Tech 46

- Data Augmentation reduces overfitting of CNN to training data
- Two data augmentation techniques were proposed in [CDP17]: (1) Shifting time samples, (2) Inserting and suppressing time samples, all chosen uniformly at random
- Data Augmentation helps achieve CNN better performance in the presence of jitter/misalignment based countermeasures



Background	Side-Channel Attacks	Countermeasures	Remarks

# **Practical Issues with Profiled SCA**

- Inherent Assumption in Profiled SCA is that the leakage profile of identical hardware running the same piece of software should be the same
- In reality, such assumption should be tested as works ([RSV+11], [MBT+13], [HOT+14], [OK18], [DGD+19], [GDD+19]) investigating Cross-Device attack using various profiling techniques showed that device to device variations can cause templates/classifiers to be biased towards the leakage profile of profiling device.

#### SPARC Lab, ECE, Purdue

Background

# **Practical Issues with Profiled SCA**

- Sample Distribution of power consumption at a particular time instant is different for different devices of identical implementations, even with time-synchronized measurements.
- Standard deviation of power consumption at any instant for the same key byte but from different devices can be much larger than that for different key bytes from the same device.
- These factors lead to high accuracy for test traces from the same device, but low accuracy for traces from a different one.



[GDD+19]

ICSRL, ECE, Georgia Tech 49

Background	Side-Channel Attacks	Countermeasures	Remarks
Background	Side-Channel Attacks	Countermeasures	Reillarks

# **DNN Performance in Cross-Device Attack**



#### Multi-Layer Perceptron (MLP)

1-D Convolutional Neural Network (CNN)

Performance of MLP and 1-D CNN after training with data from one device [GDD+19]

Performance of MLP and 1-D CNN is good for traces from same device, but poor for traces from a different device

#### SPARC Lab, ECE, Purdue

# **DNN Performance in Cross-Device Attack**

#### Rationale behind poor test accuracy:

- Assuming an approximate Gaussian distribution, for all the devices, the trace samples of averaged trace for a particular device should have 99.7% of the samples within 3 standard deviation ( $\sigma$ ) around the mean of averaged trace across all devices.
- Device 18 certainly is an outlier, which explains why Device 18 had poor test accuracy when the MLP was trained with traces from other devices and vice versa.



ICSRL, ECE, Georgia Tech 51

# Background Side-Channel Attacks Countermeasures Remarks Multi-Device Training: Improving Cross-Device Attacks

#### **Rationale behind Multi-Device Training:**

- Assuming an approximate bivariate Gaussian distribution of two most informative leakage samples, we see that, traces from a single devices for a fixed keybyte (0x00) cannot approximate the whole distribution (comprising 30 devices) well.
- As number of devices increases to 4, the approximation gets better, as the sample probability density function (PDF) approximates the total PDF better.



[GDD+19]

ICSRL, ECE, Georgia Tech 52

Background

Remarks

#### Effect of Multi-Device Training on Cross-Device Attack Performance of MLP



Performance of MLP after training with (a) 1 (b) 2 (c) 3 (d) 4 devices [GDD+19]

Test Accuracy of MLP improves with Multi-Device Training due to better leakage modeling.

#### SPARC Lab, ECE, Purdue

# Effect of Multi-Device Training on Cross-Device Attack Performance of CNN

Remarks

Countermeasures



Performance of CNN after training with (a) 1 (b) 4devices [GDD+19]

Test Accuracy of CNN improves with Multi-Device Training due to better leakage modeling.

#### SPARC Lab, ECE, Purdue

Background

**Side-Channel Attacks** 

Background	Side-Channel Attacks	Countermeasures	Remarks

#### **PCA-MLP** Performance in Cross-Device Attack



Principal Component Analysis (PCA)

(a) Accuracy vs. Number of principal components used in training
 (b) Performance of MLP with PCA and multi-device training
 [GDD+19]

With 4 training devices and PCA based Pre-processing, average test accuracy across all devices reaches ~99.51% and test accuracy remains above ~90%.

#### SPARC Lab, ECE, Purdue

# Background Side-Channel Attacks Countermeasures Remarks Dynamic Time Warping (DTW) as pre-processing for PCA-MLP for misaligned traces



#### Rationale behind use of DTW:

- Traces can be misaligned due to faulty triggering and/or countermeasures implemented
- PCA and MLP require realigned traces. DTW can realign them my stretching traces so as to minimize Euclidean distance between them.

ICSRL, ECE, Georgia Tech 56

Background	Side-Channel Attacks	Countermeasures	Remarks

#### Summary of DTW-PCA-MLP [GDD+19]

Training Devices Ave 1 61 2 79 3 90	erage Ma	MLP iximum N	Minimum	P Average	CA – M Maximum	LP Minimun	n Average	CNN Maximum	Minimun
1 61 2 79 3 90	.98	28.70	Minimum 7	Average	Maximum	Minimun	n Average	Maximum	Minimun
1 61 2 79 3 90	.98	08.70	2.05						
2 79			2.95	90.09	99.94	53.18	29.97	44.86	10.09
3 90	.14	99.92	4.47	96.65	99.99	71.28	47.75	74.42	21.27
3	.76	99.93	8.93	99.37	99.99	90.82	78.69	98.93	51.15
4 91	.72	99.95	8.02	99.43	99.99	89.21	80.39	94.63	60.08
Does not include Test Accuracy	for Device	s used in Ti	raining Set		/			/	
Progressive Improveme with Multi-Device Trainin	nt ~8-20% ng averag	improveme je accuracy v	nt in A with im	n order of provement	magnitude in minimum		~30% better PCA-MLP th	accuracy with an CNN based	
Device Training				compared	to MLP				
Trai	ning Set	Test Set			TestAccur	racu(%)		_	
	ning Set	1000 500	DTW-PCA	A-MLP	CNN DT	W-CNN I	DTW-PCA-CNN	[	
Ν	11-M4	M5	99.80	0	37.05	88.91	89.63		
M1	-M3,M5	M4	<b>99.7</b>	1 8	38.37	95.53	93.22		
M1-N	13,M4-M5	M3	99.69	9 8	38.72	92.64	90.16		
M1	,M3-M5	M2	99.94	4	78.98	92.41	95.66		
1111		3.64	00.0	1	00 (1	00.44	05 40		
N	12-M5	MI	98.80	0	80.61	92.44	95.40		

ICSRL, ECE, Georgia Tech 57

# Q&A



# **Break**



# Outline

ICSRL, ECE, Georgia Tech 60

- Background
- Side-Channel Attacks
- Countermeasures
- Remarks and Discussions

Background	Side-Channel Attacks	Countermeasures	Remarks

# **SCA Countermeasures**

#### <u>Logical</u>

- SABL
- WDDL
- Gate-level Masking

#### **Architectural**

- Random Insertion of operations
- Shuffling Operations
- Software Masking

**Physical** 

- Noise Injection
- Switched Capacitor
- IVR

Of

ASNI

#### SPARC Lab, ECE, Purdue

Background	Side-Channel Attacks	Countermeasures	Remarks

# Logic Level Countermeasures

- Sticking to the same architecture, the focus is on designing DPA resistant logic styles which consume equal power in each clock cycle.
- Two approaches:
  - Designing entirely new dual-rail logic cells (due to high customizability), or
  - Using single-rail cells available in Standard Cell libraries (due to reduced design effort).





Background	Side-Channel Attacks	Countermeasures	Remarks	
Basics	of Logic Le	vel Counte	ermeasure:	Dual Rail Precharge
		(DRP) L	ogic Style	

- Combination of *Dual Rail Logic* (input and output signals are carried on complimentary wires) and *Precharge Logic* (signals set to a predefined precharge value before evaluation)
- In DRP cells, always one of the outputs (either original output or its complemented version) transitions, making power consumption of the cells constant.
- DRP flip-flops consist of two stages, so as to provide stored values in Stage 2 to combinational DRP cells during precharge phase of Stage 1, and to store outputs of combinational values in Stage 1 before precharge phase of Stage 2, thus preventing data loss.



DRP Logic style [MOP07]

ICSRL, ECE, Georgia Tech 63

Background	Side-Channel Attacks	Countermeasures	Remarks
חר		vla. Trialca	10 000000

# DRP Logic Style: Tricks to ensure constant power consumption

- Need to balance the capacitances at the complimentary outputs of a DRP cell
- Balancing the complimentary outputs: Dominating factor in modern process technologies is the interconnect capacitance (than input or output capacitance of cells) which should be done during place and route.
- Balancing the internal power consumption: Internal power consumption of DRP cells should be made constant by charging or discharging all internal nodes in each clock cycle.



Balancing the complimentary outputs [MOP07]

#### SPARC Lab, ECE, Purdue

Background
------------

#### Logic Level Hiding: Sense Amplifier Based Logic (SABL)

- SABL achieves uniform power consumption by:
  - Employing a Dynamic and Differential Logic style and therefore having exactly one switching event per cycle
  - Making Time of Evaluation data independent (cells evaluate after all signals are set to complementary values)
  - Making the four output transitions (0-0, 0-1, 1-0, 1-1) equal by charging/discharging constant load capacitance: one of the balanced output load capacitances together with the sum of all internal node capacitances.
- Requires design and characterization of complete new standard cell library.
- Area requirement doubles compared to CMOS counterpart.



Sense Amplifier Based Logic (SABL) [TAV02]

#### SPARC Lab, ECE, Purdue

Background	Side-Channel Attacks	Countermeasures	Remarks

#### Logic Level Hiding: Wave Dynamic Differential Logic (WDDL)

- Built based on Single Rail AND and OR cells (used to implement original and complemented version of a logic function) which can be found in Standard Cell Library
- Combinational WDDL gates do not precharge simultaneously. The precharged 0's ripple through the combinational logic, therefore there is a pre-charge wave (hence the name).
- Under the assumption that the differential signals travel in the same environment, the interconnect capacitance are equivalent, which ensures the total capacitance to be charged is of constant value.
- Can be realized in FPGAs.



(A.B).prch ↔ (A+B).prcl	n

Α	в	Ā	В	prch	z	Ī
0	0	1	1	0	0	1
0	1	1	0	0	0	1
1	0	0	1	0	0	1
1	1	0	0	0	1	0
Х	Х	Х	Х	1	0	0

Simple Dynamic Differential Logic (SDDL) [TV04]



Wave Dynamic Differential Logic (WDDL) [TV04]

# ICSRL, ECE, Georgia Tech 66

Background	Side-Channel Attacks	Countermeasures	Remarks

#### Logic Level Hiding: Bridge Boost Logic (BBL)

- A logic style which uses a bridge transistor to equalize currents in the evaluation stage.
- Bridge transistor shorts the PUN and PDN on the opposite sides of the evaluation stage to conduct the same current regardless of the previous state.
- At the end of evaluation phase, the bridging transistor makes sure that the voltage difference between the complementary outputs is always the same, enabling Boost stage to boost it up to the same level of the clock signal.



Bridge Boost Logic (BBL) [LZP15]

ICSRL, ECE, Georgia Tech 67

Background	Side-Channel Attacks	Countermeasures	Remarks	
Logic L	.evel Maski	ng: Maske (MI	ed Dual-Rai DPL)	I Pre-charge Logic

- Uses masking at the gate level
- Avoids glitches in the circuit by Dual-Rail Pre-charge
- Can be built from Standard Cell Libraries as outputs of MDPL AND Gate can be calculated by Majority (MAJ) gate (available in Standard Cell Libraries), and all other combinational MDPL gates are based on this one
- Every signal is masked with the same mask
- Pre-charge wave is similar to WDDL



Line no.	$a_m$	$b_m$	m	$q_m$	$\overline{a_m}$	$\overline{b_m}$	$\overline{m}$	$\overline{q_m}$
1	0	0	0	0	1	1	1	1
2	0	0	1	0	1	1	0	1
3	0	1	0	0	1	0	1	1
4	0	1	1	1	1	0	0	0
5	1	0	0	0	0	1	1	1
6	1	0	1	1	0	1	0	0
7	1	1	0	1	0	0	1	0
8	1	1	1	1	0	0	0	0

Masked Dual-Rail Pre-Charge Logic (MDPL) AND Gate [PM05], [PKZ+07]

#### SPARC Lab, ECE, Purdue

Background	Side-Channel Attacks	Countermeasures	Remarks

#### Architecture Level Hiding Countermeasure for Software Implementations

- The power consumption characteristics is defined by the underlying hardware
- Introducing Time Distortion:
  - Can be done only by random insertion of dummy operations or by shuffling of operations
  - Does not provide high level of protection
- Introducing Amplitude Distortion:
  - By choosing instructions with lowest leakage, avoiding conditional jumps or usage of memory addresses depending on key, and thus reducing amplitude of leakage
  - By performing activities parallel to the execution of cryptographic algorithm

ICSRL, ECE, Georgia Tech 69

## **Architectural Countermeasure: Time Distortion**

- Random Insertion of Dummy Operations:
  - Dummy operations (not present in actual algorithm) are performed at random times, keeping the total execution time constant.
  - Affects the throughput.

#### • Shuffling of Operations:

- Independent operations such as, 16 AES S-box lookups for AES-128 can be performed in arbitrary order.
- Does not affect throughput as much.
- Number of operations that can be shuffled are limited depending on the algorithm and the architecture of the implementation.



#### SPARC Lab, ECE, Purdue

Background Side-Channel Attacks Countermeasures Remarks	kground	ackgrou
---	---------	---------

## **Architectural Countermeasure: Time Distortion**



ICSRL, ECE, Georgia Tech 71

Background	Side-Channel Attacks	Countermeasures	Remarks

#### **Architecture Level Hiding: Random Order Execution**

- AddRoundKey, SubBytes and ShiftRows are performed at byte level
- 16 bytes of a state can be independently processed by these operations
- Although MixColumns involves linear multiplications between columns of a state and a constant matrix, it can be decomposed into a set of independent byte-grained multiplication and additions
- 16-byte grained operations can be executed in any order.



Random Order Execution [BXC+12]

ICSRL, ECE, Georgia Tech 72
Background	Side-Channel Attacks	Countermeasures	Remarks

### **Architecture Level Masking: for Software Implementations**

- Boolean Masking for linear operations:
  - Intermediate values can easily be masked, and masks can be removed at the end of computation
- Masking Table Look-Ups for non-linear operations:
  - Block ciphers allow implementing non-linear operations as table look-ups
  - Look-Up Tables need to store masked values of actual intermediate value for masked intermediate values, such that the mask can be removed by an exclusive-OR operation later on.
- Random Pre-charging:
  - To prevent Hamming Distance (HD)-based leakage, loading or storing a random value before the actual intermediate value changes leakage profile

ICSRL, ECE, Georgia Tech 73

Background	Side-Channel Attacks	Countermeasures	Remarks

### **Architecture Level Masking: for Hardware Implementations**

- Boolean Masking
- Masking Multipliers
- Random Pre-charging:
  - By using duplicate registers (by doubling original number of registers) such that on each clock cycle one set of registers contain random values
- Masking Buses:
  - By using duplicate registers (by doubling original number of registers) such that on each clock cycle one set of registers contain random values

ICSRL, ECE, Georgia Tech 74

Background	Side-Channel Attacks	Countermeasures	Remarks

# **Physical Countermeasures**

- Noise Injection: High power/area overheads.
- Switched Capacitor Current Equalizer: Supply Current Equalization [4]; 2x performance degradation.
- Supply regulation-based: LDO-based security by obfuscating the performance parameters [5], buck converter-based [6] – embedded passives.
- An ideal LDO-based implementation is inherently insecure.
- IVR: High area overheads, may not be suited for IoT devices or microcontrollers.
- STELLAR: Generic low-overhead technique to prevent both power and EM SCA attacks

ICSRL, ECE, Georgia Tech 75

# Background Side-Channel Attacks Countermeasures Remarks Physical Countermeasure: Random Fast Voltage Dithering (RFVD)

- High-frequency, high-bandwidth IVR (Integrated Voltage Regulator) is used to dither the voltage around the target level by randomly assign a different voltage for each encryption (Amplitude distortion)
- ADCM (All-Digital Clock Modulation) circuit transforms voltage variations to dithering of the clock edges to ensure correct operation while creating timing randomness (Time distortion)



ICSRL, ECE, Georgia Tech 76

Random Fast Voltage Dithering [SKM+18]

# Q&A





Background	Side-Channel Attacks	Countermeasures	Remarks

### **ASNI: Signature Suppression**



\*HOST Best Student Paper 2017, TCAS-1 2018

### [DMN+18]

### SPARC Lab, ECE, Purdue

Background	Side-Channel Attacks	Countermeasures	Remarks

# **Goal: Signature Attenuation to resist SCA**



• How can we achieve a supply current independent of the crypto current?

ICSRL, ECE, Georgia Tech 80

Background	Side-Channel Attacks	Countermeasures	Remarks

### **SAH: Signature Attenuation Hardware**



- Practical CS: biased PMOS.
- Shunt LDO loop with the NMOS bleed regulates V<sub>reg</sub>.

ICSRL, ECE, Georgia Tech 81

Background	Side-Channel Attacks	Countermeasures	Remarks

### **SAH: Variation-tolerance**



 Digital (SMC) loop engages to compensate any slow variations like frequency, T, process.

 Normal Operation: Only the shunt LDO regulates.

ICSRL, ECE, Georgia Tech 82

Background	Side-Channel Attacks	Countermeasures	Remarks

### SAH: Analog Shunt LDO Loop



- Now, with loop regulation,  $V_{reg} = V_{target}$
- Is *I<sub>CS</sub>* independent of *I<sub>AES</sub>*??



### SPARC Lab, ECE, Purdue

Background	Side-Channel Attacks	Countermeasures	Remarks

### System-level simulations of the SAH



ICSRL, ECE, Georgia Tech 84

Background	Side-Channel Attacks	Countermeasures	Remarks
------------	----------------------	-----------------	---------

# Signature Attenuation Hardware (SAH)



### SPARC Lab, ECE, Purdue

Background	Side-Channel Attacks	Countermeasures	Remarks

### **ASNI: Attenuated Signature Noise Injection**



ICSRL, ECE, Georgia Tech 86

Background	Side-Channel Attacks	Countermeasures	Remarks

### **MTD Analysis**



### SPARC Lab, ECE, Purdue

Background	Side-Channel Attacks	Countermeasures	Remarks

# ASNI: MTD > 1M



• Power efficiency  $\eta = \frac{1 mA * 1V}{1.4 mA * 1.2V} \sim 60\%$  to achieve MTD > 1M.

• Capacitance for 40MHz operation. Higher f will lower C

### SPARC Lab, ECE, Purdue

Background	Side-Channel Attacks	Countermeasures	Remarks

### **ASNI: Comparison with State-of-the-Art**



SPARC Lab, ECE, Purdue



# **EM-SC: Black Box Analysis**



Most EM SC work treat the EM emanation as a Black Box!

# SPARC Lab, ECE, Purdue

Background	Side-Channel Attacks	Countermeasures	Remarks

# **EM-SC: White Box Analysis (STELLAR)**



White-Box Analysis: What is the source of the EM leakage from an IC?

### SPARC Lab, ECE, Purdue

Background	Side-Channel Attacks	Countermeasures	Remarks

### **Maxwell and Accelerating Electrons**





1.  $\nabla \cdot \mathbf{D} = \rho_V$ 2.  $\nabla \cdot \mathbf{B} = 0$ 3.  $\nabla \times \mathbf{E} = -\frac{\partial \mathbf{B}}{\partial t}$ 4.  $\nabla \times \mathbf{H} = \frac{\partial \mathbf{D}}{\partial t} + \mathbf{J}$ 

### ICSRL, ECE, Georgia Tech 93

Background	Side-Channel Attacks	Countermeasures	Remarks

ICSRL, ECE, Georgia Tech 94

• Crypto engines like AES/SHA/ECC consist of multiple digital gates



Background	Side-Channel Attacks	Countermeasures	Remarks

• Crypto engines like AES/SHA/ECC consist of multiple digital gates



Transistor switching creates changing currents leading to EM radiation.

ICSRL, ECE, Georgia Tech 95

Background	Side-Channel Attacks	Countermeasures	Remarks

Crypto engines like AES/SHA/ECC consist of multiple digital gates



Transistor switching creates changing currents leading to EM radiation.

ICSRL, ECE, Georgia Tech 96

But what does the generated EM fields depend on?

Background	Side-Channel Attacks	Countermeasures	Remarks

• Crypto engines like AES/SHA/ECC consist of multiple digital gates



Transistor switching creates changing currents leading to EM radiation.

But what does the generated EM fields depend on? Metals carrying the current!

ICSRL, ECE, Georgia Tech 97

Background	Side-Channel Attacks	Countermeasures	Remarks

### Metal Layers in Intel 32nm



Figure 11: Cross-section of interconnect stack (8 layers)

Layer	Pitch (nm)	Thick (nm)	Aspect Ratio
Isolation	140.0	200	-
Contacted Gate Pitch	112.5	35	-
Metal 1	112.5	95	1.7
Metal 2	112.5	95	1.7
Metal 3	112.5	95	1.7
Metal 4	168.8	151	1.8
Metal 5	225.0	204	1.8
Metal 6	337.6	303	1.8
Metal 7	450.1	388	1.7
Metal 8	566.5	504	1.8
Metal 9	19.4µm	8µm	1.5
Bump	145.9µm	25.5µm	-

### Table 1: Layer pitch, thickness and aspect ratio

ICSRL, ECE, Georgia Tech 98

**Reference:** A 32nm Logic Technology Featuring 2nd-Generation High-k + Metal-Gate Transistors, Enhanced Channel Strain and 0.171µm2 SRAM Cell Size in a 291Mb Array, Intel Corporation

- Interconnect stack dimension, from Intel 32 nm technology
- Simulation performed in ANSYS HFSS
- Goal: Find out how the different metal layers contribute to the radiated electric field, due to a modulated signal flow through the stacks

Background	Side-Channel Attacks	Countermeasures	Remarks

### **Simulation Setup**



**Reference:** A 32nm Logic Technology Featuring 2nd-Generation High-k + Metal-Gate Transistors, Enhanced Channel Strain and 0.171µm2 SRAM Cell Size in a 291Mb Array, Intel Corporation

# SEM image detailing Metal 9 and Cu Bump layers

### SPARC Lab, ECE, Purdue

Background	Side-Channel Attacks	Countermeasures	Remarks



[NAB+08]

### SPARC Lab, ECE, Purdue

Background	Side-Channel Attacks	Countermeasures	Remarks

# **Metal-Interconnect Stack Modeling**



ICSRL, ECE, Georgia Tech 101

- Isometric Projection of the Intel 32nm interconnect stack model for EM analysis in HFSS.
- Lumped port excitation between the lowest metal layer and the PEC plate (ground).
- Far-field radiation pattern is analogous to infinitesimal dipole ( $l \ll \lambda$ ).

Background Side-Channel Attacks Countermeasures Remarks	Background	Side-Channel Attacks	Countermeasures	Remarks
---	------------	----------------------	-----------------	---------

# **E-field Contribution of the Metal Stack**



- At 1GHz operating frequency, detectable E-field for the state-of-the-art EM probes is 10 mV/m.
- For Intel 32nm, M9 is vulnerable to EM side-channel leakages.

### SPARC Lab, ECE, Purdue

Background	Side-Channel Attacks	Countermeasures	Remarks



### Goals:

• Not pass the Correlated Current through the high-level metal layers.

ICSRL, ECE, Georgia Tech 103

Background	Side-Channel Attacks	Countermeasures	Remarks



### Goals:

- Not pass the Correlated Current through the high-level metal layers.
- But how can we achieve that?

ICSRL, ECE, Georgia Tech 104

Background	Side-Channel Attacks	Countermeasures	Remarks



- Power SCA Protection 🛛 🗶
- EM SCA Protection × [DNC+19]

- Sensitive <u>signals</u> can be routed in the lower metal layers.
- But <u>power</u> has to come from off-chip components and hence needs to connect to the external pins through the higher metal layers.
- How can we restrict correlated power signatures to the lower metal layers?

### SPARC Lab, ECE, Purdue



**Challenge:** EM SCA Resistant Design

**Solution: STELLAR** Signature Attenuation Hardware (SAH) with Lower Metal Routing



### Goals:

 Not pass the Correlated Current through the high-level metal layers.

### **Technique:**

 Suppress the critical correlated signature in the lower metals before it reaches the top metal layers.

### SPARC Lab, ECE, Purdue



Background	Side-Channel Attacks	Countermeasures	Remarks

# **STELLAR: Basics**

$$\mathsf{MTD} \propto \frac{1}{SNR^2}$$

# $MTD \propto \frac{1}{SNR^2} * AT^2$ $\car{Signature}$

SPARC Lab, ECE, Purdue
# **EM White Box Analysis: Countermeasure**



- Goal is to significantly suppress the crypto current in the lower level metal layers.
- Suppress Crypto Signature in higher metal layers (M9 and above) by placing a Signature Attenuation circuit embedding the crypto IP within the lower metal layers.

## SPARC Lab, ECE, Purdue

Background	Side-Channel Attacks	Countermeasures	Remarks

# **STELLAR: EM SCA Countermeasure: Simplified View**



STELLAR: A Generic EM Side-Channel Attack Protection through Ground-Up Root-cause Analysis HOST 2019 (Best Student Paper Award)

#### SPARC Lab, ECE, Purdue

Background	Side-Channel Attacks	Countermeasures	Remarks

# STELLAR: Isolating Higher metals from the Crypto Core



[DNC+19]

#### SPARC Lab, ECE, Purdue

Background	Side-Channel Attacks	Countermeasures	Remarks

# **STELLAR – E-field Suppression**

•  $E_{I_{unprot}} = 6 \, mV/m$  for AES peak current of 3.2 n STELLAR: Cross Sectional Side View •  $AT_{Local} = \frac{M_9}{M_{X_{Crypto}}} \sim 20$ **Global Higher Metal layer** Local Higher Metal layers 200x current •  $AT_{Global} = \frac{1}{AF_{SAH}} \sim 200$  signature attenuation Local Lower Metal layers •  $E_{I_{STELLAR}} = \frac{E_{I_{Local}}}{AT_{Local}} + \frac{E_{I_{global}}}{AT_{global}}$ =  $\frac{0.25}{20} + \frac{5.75}{200} = 0.04 \text{ mV/m}$ Crypto SAH SAH Core [DNC+19] **150x EM signature** attenuation

#### SPARC Lab, ECE, Purdue

Background	Side-Channel Attacks	Countermeasures	Remarks

# **MTD Analysis**



- Area Overhead ~ 23%
- Both Power & EM SCA protection
- Generic Technique & can be extended to any crypto IP

**ICSRL, ECE, Georgia Tech** 113

• No degradation in Performance

# DETECT APPROACHING EM PROBE

- BEFORE IT DETECTS YOUR CRITICAL SIGNAL

SPARC Lab, ECE, Purdue

Background	Side-Channel Attacks	Countermeasures	Remarks

# **EM Attack Detection: Approaching Probe**



[HHM+14]

**ICSRL, ECE, Georgia Tech** 115

# **Experimental Setup: Proof of Concept**



SPARC Lab, ECE, Purdue

Background	Side-Channel Attacks	Countermeasures	Remarks

# **PoC Demonstration using COTS components**



 Measure the change in ADC Codes to detect an approaching probe.

 Change in ADC codes for an approaching probe can be detected using off-theshelf components.

#### SPARC Lab, ECE, Purdue

# Outline

ICSRL, ECE, Georgia Tech 118

- Background
- Side-Channel Attacks
- Countermeasures
- Remarks and Discussions

Background	Side-Channel Attacks	Countermeasures	Remarks
		Remarks	

- With the availability of low-cost EM probes, noninvasive EM side-channel attack can be used to attack commonplace IoT devices.
- The advancement in ML-based attacks can put a huge dent to the security of embedded devices.
- Low-Overhead Countermeasures against both power/EM SCA attacks are very critical.
- In order for industry to adopt the countermeasures, it needs to be low-overhead and generic to any algorithm.

ICSRL, ECE, Georgia Tech 119

# Acknowledgement



#### **PI: Shreyas Sen** Assistant Professor, ECE, Purdue University





13+ years research experience @ Georgia Tech, Intel Labs, Qualcomm, Rambus



#### SPARC Lab: Sensing, Processing, Analytics & Radio Communication



# **THANK YOU**



- [BGR+15] Balasch, J., Gierlichs, B., Reparaz, O. and Verbauwhede, I., 2015, September. DPA, bitslicing and masking at 1 GHz. In International Workshop on Cryptographic Hardware and Embedded Systems (pp. 599-619). Springer, Berlin, Heidelberg.
- [BL12] Bartkewitz, T. and Lemke-Rust, K., 2012, November. Efficient template attacks based on probabilistic multi-class support vector machines. In International Conference on Smart Card Research and Advanced Applications (pp. 263-276). Springer, Berlin, Heidelberg.
- [BPS+18] Benadjila, R., Prouff, E., Strullu, R., Cagli, E. and Dumas, C., 2018. Study of deep learning techniques for side-channel analysis and introduction to ASCAD database. ANSSI, France & CEA, LETI, MINATEC Campus, France. Online verfügbar unter https://eprint. iacr. org/2018/053. pdf, zuletzt geprüft am, 22, p.2018.
- [BXC+12] Bo, Y., Xiangyu, L., Cong, C., Yihe, S., Liji, W. and Xiangmin, Z., 2012. An AES chip with DPA resistance using hardware-based random order execution. Journal of Semiconductors, 33(6), p.065009.
- [CCC+19] Carbone, M., Conin, V., Cornélie, M.A., Dassance, F., Dufresne, G., Dumas, C., Prouff, E. and Venelli, A., 2019. Deep learning to evaluate secure RSA implementations. IACR Transactions on Cryptographic Hardware and Embedded Systems, pp.132-161.
- [CDP17] Cagli, E., Dumas, C. and Prouff, E., 2017, September. Convolutional neural networks with data augmentation against jitter-based countermeasures. In International Conference on Cryptographic Hardware and Embedded Systems (pp. 45-68). Springer, Cham.

#### SPARC Lab, ECE, Purdue

- [CRR02] Chari, S., Rao, J.R. and Rohatgi, P., 2002, August. Template attacks. In International Workshop on Cryptographic Hardware and Embedded Systems (pp. 13-28). Springer, Berlin, Heidelberg.
- [DGD+19] Das, D., Golder, A., Danial, J., Ghosh, S., Raychowdhury, A. and Sen, S., 2019, June. X-DeepSCA: Cross-device deep learning side channel attack. In Proceedings of the 56th Annual Design Automation Conference 2019 (p. 134). ACM.
- [DMN+18] Das, D., Maity, S., Nasir, S.B., Ghosh, S., Raychowdhury, A. and Sen, S., 2018. ASNI: Attenuated signature noise injection for low-overhead power side-channel attack immunity. IEEE Transactions on Circuits and Systems I: Regular Papers, 65(10), pp.3300-3311.
- [DNC+19] Das, D., Nath, M., Chatterjee, B., Ghosh, S. and Sen, S., 2019, March. STELLAR: A generic EM side-channel attack protection through ground-up root-cause analysis. In Proc. 2019 IEEE Int. Symp. Hardw. Oriented Security Trust.
- [GDD+19] Golder, A., Das, D., Danial, J., Ghosh, S., Sen, S. and Raychowdhury, A., 2019. Practical Approaches Toward Deep-Learning-Based Cross-Device Power Side-Channel Attack. IEEE Transactions on Very Large Scale Integration (VLSI) Systems.
- [GHO15] Gilmore, R., Hanley, N. and O'Neill, M., 2015, May. Neural network based attack on a masked implementation of AES. In *2015 IEEE International Symposium on Hardware Oriented Security and Trust (HOST)* (pp. 106-111). IEEE.

**ICSRL, ECE, Georgia Tech** 123

- [GM11] Güneysu, T. and Moradi, A., 2011, September. Generic side-channel countermeasures for reconfigurable devices. In International Workshop on Cryptographic Hardware and Embedded Systems (pp. 33-48). Springer, Berlin, Heidelberg.
- [HHM+14] Homma, N., Hayashi, Y.I., Miura, N., Fujimoto, D., Tanaka, D., Nagata, M. and Aoki, T., 2014, September. Em attack is non-invasive?-design methodology and validity verification of em attack sensor. In International Workshop on Cryptographic Hardware and Embedded Systems (pp. 1-16). Springer, Berlin, Heidelberg.
- [HOT+14] Hanley, N., O'Neill, M., Tunstall, M. and Marnane, W.P., 2014, October. Empirical evaluation of multi-device profiling side-channel attacks. In 2014 IEEE Workshop on Signal Processing Systems (SiPS) (pp. 1-6). IEEE.
- [HZ12] Heuser, A. and Zohner, M., 2012, May. Intelligent machine homicide. In International Workshop on Constructive Side-Channel Analysis and Secure Design (pp. 249-264). Springer, Berlin, Heidelberg.
- [KJJ98] Kocher, P, Jaffe, J. and Jun B., 1998. Differential Power Analysis. In CRYPTO 1999.
- [KOP09] Kasper T., Oswald D. and Paar C., EM Side-Channel Attacks on Commercial Contactless Smartcards Using Low-Cost Equipment, In WISA 2009.
- [KSM+17] Kar, M., Singh, A., Mathew, S., Rajan, A., De, V. and Mukhopadhyay, S., 2017, February. 8.1 Improved power-side-channel-attack resistance of an AES-128 core via a security-aware integrated buck voltage regulator. In 2017 IEEE International Solid-State Circuits Conference (ISSCC) (pp. 142-143). IEEE.

#### SPARC Lab, ECE, Purdue

- [LBM14] Lerman, L., Bontempi, G. and Markowitch, O., 2014. Power analysis attack: an approach based on machine learning. IJACT, 3(2), pp.97-115.
- [LBM15] Lerman, L., Bontempi, G. and Markowitch, O., 2015. A machine learning approach against a masked AES. Journal of Cryptographic Engineering, 5(2), pp.123-139.
- [LZP15] Lu, S., Zhang, Z. and Papaefthymiou, M., 2015, June. 1.32 GHz high-throughput charge-recovery AES core with resistance to DPA attacks. In 2015 Symposium on VLSI Circuits (VLSI Circuits) (pp. C246-C247). IEEE.
- [MBT+13] Montminy, D.P., Baldwin, R.O., Temple, M.A. and Laspe, E.D., 2013. Improving cross-device attacks using zero-mean unit-variance normalization. Journal of Cryptographic Engineering, 3(2), pp.99-110.
- [MDM16] Martinasek, Z., Dzurenda, P. and Malina, L., 2016, June. Profiling power analysis attack based on MLP in DPA contest V4. 2. In 2016 39th International Conference on Telecommunications and Signal Processing (TSP) (pp. 223-226). IEEE.
- [MHM13] Martinasek, Z., Hajny, J. and Malina, L., 2013, November. Optimization of power analysis using neural network. In International Conference on Smart Card Research and Advanced Applications (pp. 94-107). Springer, Cham.
- [MOP08] Mangard, S., Oswald, E. and Popp, T., 2008. Power analysis attacks: Revealing the secrets of smart cards (Vol. 31). Springer Science & Business Media.

ICSRL, ECE, Georgia Tech 125

[MPP16] Maghrebi, H., Portigliatti, T. and Prouff, E., 2016, December. Breaking cryptographic implementations using deep learning techniques. In International Conference on Security, Privacy, and Applied Cryptography Engineering (pp. 3-26). Springer, Cham.

- [NAB+08] Natarajan, S., Armstrong, M., Bost, M., Brain, R., Brazier, M., Chang, C.H., Chikarmane, V., Childs, M., Deshpande, H., Dev, K. and Ding, G., 2008, December. A 32nm logic technology featuring 2 nd-generation high-k+ metal-gate transistors, enhanced channel strain and 0.171 μm 2 SRAM cell size in a 291Mb array. In 2008 IEEE International Electron Devices Meeting (pp. 1-3). IEEE.
- [OK18] Choudary, M.O. and Kuhn, M.G., 2017. Efficient, portable template attacks. IEEE Transactions on Information Forensics and Security, 13(2), pp.490-501.
- [OM07] Oswald, E. and Mangard, S., 2007, February. Template attacks on masking—resistance is futile. In Cryptographers' Track at the RSA Conference (pp. 243-256). Springer, Berlin, Heidelberg.
- [PKZ+07] Popp, T., Kirschbaum, M., Zefferer, T. and Mangard, S., 2007, September. Evaluation of the masked logic style MDPL on a prototype chip. In International Workshop on Cryptographic Hardware and Embedded Systems (pp. 81-94). Springer, Berlin, Heidelberg.
- [PM05] Popp, T. and Mangard, S., 2005, August. Masked dual-rail pre-charge logic: DPA-resistance without routing constraints. In International Workshop on Cryptographic Hardware and Embedded Systems (pp. 172-186). Springer, Berlin, Heidelberg.

ICSRL, ECE, Georgia Tech 126

[RO04] Rechberger, C. and Oswald, E., 2004, August. Practical template attacks. In International Workshop on Information Security Applications (pp. 440-456). Springer, Berlin, Heidelberg.

- [RSV+11] Renauld, M., Standaert, F.X., Veyrat-Charvillon, N., Kamel, D. and Flandre, D., 2011, May. A formal study of power variability issues and side-channel attacks for nanoscale devices. In Annual International Conference on the Theory and Applications of Cryptographic Techniques (pp. 109-128). Springer, Berlin, Heidelberg.
- [SKM+18] Singh, A., Kar, M., Mathew, S.K., Rajan, A., De, V. and Mukhopadhyay, S., 2018. Improved power/EM side-channel attack resistance of 128-bit AES engines with random fast voltage dithering. IEEE Journal of Solid-State Circuits, 54(2), pp.569-583.
- [SKR+16] Singh, A., Kar, M., Rajan, A., De, V. and Mukhopadhyay, S., 2016, May. Integrated all-digital lowdropout regulator as a countermeasure to power attack in encryption engines. In 2016 IEEE International Symposium on Hardware Oriented Security and Trust (HOST) (pp. 145-148). IEEE.
- [TAV02] Tiri, K., Akmal, M. and Verbauwhede, I., 2002, September. A dynamic and differential CMOS logic with signal independent power consumption to withstand differential power analysis on smart cards. In Proceedings of the 28th European solid-state circuits conference (pp. 403-406). IEEE.
- [TB10] Tokunaga, C. and Blaauw, D., 2009. Securing encryption systems with a switched capacitor current equalizer. IEEE Journal of Solid-State Circuits, 45(1), pp.23-31.

ICSRL, ECE, Georgia Tech 127

[RO04] Rechberger, C. and Oswald, E., 2004, August. Practical template attacks. In International Workshop on Information Security Applications (pp. 440-456). Springer, Berlin, Heidelberg.

- [RSV+11] Renauld, M., Standaert, F.X., Veyrat-Charvillon, N., Kamel, D. and Flandre, D., 2011, May. A formal study of power variability issues and side-channel attacks for nanoscale devices. In Annual International Conference on the Theory and Applications of Cryptographic Techniques (pp. 109-128). Springer, Berlin, Heidelberg.
- [TV04] Tiri, K. and Verbauwhede, I., 2004, February. A logic level design methodology for a secure DPA resistant ASIC or FPGA implementation. In Proceedings Design, Automation and Test in Europe Conference and Exhibition (Vol. 1, pp. 246-251). IEEE.
- [WYR+13] Wang, X., Yueh, W., Roy, D.B., Narasimhan, S., Zheng, Y., Mukhopadhyay, S., Mukhopadhyay, D. and Bhunia, S., 2013, May. Role of power grid in side channel attack and power-grid-aware secure design. In Proceedings of the 50th Annual Design Automation Conference (p. 78). ACM.

**ICSRL, ECE, Georgia Tech** 128